Arithmetic operation circuit

Details Arithmetic operation circuit Arithmetic operation circuit

1987-12-14

1990-03-06

Harkcom, Gary V.

Boots, shoes, and leggings

364784, 307472, G06F 750

Patent

active

049071840

ABSTRACT:
An arithmetic operation circuit is provided which includes a logic processing circuit having a first metal-oxide-semiconductor-field-effect-transistor (MOSFET) column cascade-connecting a plurality of MOSFETs and a second MOSFET column cascade-connecting a plurality of MOSFETs. First and second ends of the second MOSFET column are respectively connected to first and second ends of said first column. A first power supply voltage is coupled to the common connecting point of the first ends of said first and second MOSFET columns. An amplifying circuit, including the grounded emitter type bipolar transistor, is provided such that the base thereof is connected to the common connecting point of the second ends of said first and second MOSFET columns.

REFERENCES:
patent: 3609479 (1971-09-01), Lin et al.
patent: 4558234 (1985-12-01), Suzuki et al.
patent: 4678943 (1987-07-01), Uragami et al.
patent: 4694202 (1987-09-01), Iwamura et al.
patent: 4694203 (1987-09-01), Uragami et al.
patent: 4719373 (1988-01-01), Masuda et al.
patent: 4725745 (1988-02-01), Kondo et al.
patent: 4733110 (1988-03-01), Hara et al.
Hotta et al., "CMOS/Bipolar Circuits for 60-MHZ Digital Processing", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 802-812.

Affiliated with

Also associated with

Rating

Arithmetic operation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic operation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic operation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-53520