Arithmetic logic unit having plural independent sections and reg

Details Arithmetic logic unit having plural independent sections and reg Arithmetic logic unit having plural independent sections and reg

1993-11-30

1997-06-17

Lee, Thomas C.

Boots, shoes, and leggings

36471508, 364716, 3647365, 364768, G06F 738, G06F 750

Patent

active

056405782

ABSTRACT:
An arithmetic logic unit (230) may be divided into a plurality of independent sections (301, 302, 303, 340). A bit zero of carry status signal corresponding to each section that is stored in a flags register (211), which preferably includes more bits than the maximum number of sections of the arithmetic logic unit (230). New status signals may overwrite the previous status signals or rotate the stored bits and store the new status signals. A status register (210) stores a size indicator that determines the a number of sections of the arithmetic logic unit (230). A status detector has a zero detector (321, 322, 323, 324) for each elementary section (301, 302, 303, 304) of the arithmetic logic unit (230). When there are fewer than the maximum number of sections, these zero signals are ANDed (331, 332, 341). A multiplexer couples the carry-out of an elementary (311, 312, 313, 314) to the carry-in of an adjacent elementary section (301, 302, 303, 304) or not depending on the selected number of sections. The status detector supplies carry outs from each elementary section (301, 302, 303, 304) not coupled to an adjacent elementary section (301, 302, 303, 304) to the flags register (211). Status signals stored in the flags register (211) influence the combination of inputs formed by the arithmetic logic unit (230) within corresponding sections. An expand circuit (238) expands selected bits of flags register (211) to form a third input to a three input arithmetic logic unit (230).

REFERENCES:
patent: 3937940 (1976-02-01), Brantingham
patent: 4179746 (1979-12-01), Tubbs
patent: 4312034 (1982-01-01), Gunter et al.
patent: 4451885 (1984-05-01), Gerson et al.
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4550437 (1985-10-01), Kobayashi et al.
patent: 4592005 (1986-05-01), Kregness
patent: 4653075 (1987-03-01), Wisniewski
patent: 4689807 (1987-08-01), Maan
patent: 4692888 (1987-09-01), New
patent: 4752893 (1988-06-01), Guttag et al.
patent: 4785393 (1988-11-01), Chu et al.
patent: 4789957 (1988-12-01), Niehaus et al.
patent: 4811266 (1989-03-01), Woods et al.
patent: 4847802 (1989-07-01), Ashton
patent: 4872131 (1989-10-01), Kubota et al.
patent: 4888722 (1989-12-01), Boreland
patent: 4901270 (1990-02-01), Galbi et al.
patent: 4924422 (1990-05-01), Vassiliadis et al.
patent: 4933878 (1990-06-01), Guttag et al.
patent: 4985848 (1991-01-01), Pfeiffer et al.
patent: 5020014 (1991-05-01), Maher, III et al.
patent: 5081698 (1992-01-01), Kohn
patent: 5095301 (1992-03-01), Guttag et al.
patent: 5103419 (1992-04-01), Toyokura et al.
patent: 5140687 (1992-08-01), Dye et al.
patent: 5185714 (1993-02-01), Nakayama
patent: 5197140 (1993-03-01), Balmer
patent: 5206828 (1993-04-01), Shah et al.
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5231694 (1993-07-01), Novak et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5249266 (1993-09-01), Dye et al.
patent: 5294918 (1994-03-01), Preston et al.
Microprocessor Report--Slater, Michael, "IIT Ships Programmable Video Processor", vol. 5, No. 20, Oct. 30, 1991 pp. 1, 6-7, 13.

Affiliated with

Also associated with

Rating

Arithmetic logic unit having plural independent sections and reg does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic logic unit having plural independent sections and reg, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic logic unit having plural independent sections and reg will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2166028