Boots – shoes – and leggings
Patent
1995-10-12
1998-09-22
Malzahn, David H.
Boots, shoes, and leggings
G06F 772
Patent
active
058124381
ABSTRACT:
An integrated circuit for error correction takes advantage of a novel data representation ("tower representation") for a selected finite Galois field. Using this representation, novel circuits which utilize the hierarchical structures in the subfields of the selected finite Galois field can be constructed. In one embodiment, GF(256) multipliers, GF(256) multiplicative inverse circuits, GF(256) logarithm circuits can be constructed out of GF(16) multipliers, GF(16) multiplicative inverse circuits and other GF(16) components. These GF(16) components, in turn, can be constructed from still simpler GF(4) components. In that embodiment, a user-programmable burstlimiter is provided. In that embodiment also, a novel quadratic equation solver is provided.
REFERENCES:
patent: 3568148 (1971-03-01), Clark
patent: 4410989 (1983-10-01), Berlekamp
patent: 4413339 (1983-11-01), Riggle et al.
patent: 4504948 (1985-03-01), Patel
patent: 4633470 (1986-12-01), Welch et al.
patent: 4763332 (1988-08-01), Glover
patent: 4777635 (1988-10-01), Glover
patent: 4821268 (1989-04-01), Berlekamp
patent: 4833678 (1989-05-01), Cohen
patent: 4839896 (1989-06-01), Glover et al.
patent: 4843607 (1989-06-01), Tong
patent: 4847801 (1989-07-01), Tong
patent: 4890287 (1989-12-01), Johnson et al.
patent: 4975867 (1990-12-01), Weng
patent: 4979173 (1990-12-01), Geldman et al.
patent: 5107503 (1992-04-01), Riggle et al.
patent: 5170399 (1992-12-01), Cameron et al.
patent: 5227992 (1993-07-01), Lee et al.
patent: 5241546 (1993-08-01), Peterson et al.
patent: 5272661 (1993-12-01), Raghaven et al.
patent: 5414719 (1995-05-01), Iwaki et al.
patent: 5467297 (1995-11-01), Zook
Koralek Richard W.
Lan Steven
Miller David H.
Adaptec, Inc.
Choi Glen B.
Kwok Edward C.
Malzahn David H.
LandOfFree
Arithmetic logic unit and method for numerical computations in g does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arithmetic logic unit and method for numerical computations in g, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic logic unit and method for numerical computations in g will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1629564