Arithmetic logic unit

Details Arithmetic logic unit Arithmetic logic unit

1983-01-21

1985-12-17

Thomas, James D.

Boots, shoes, and leggings

364736, 307279, 307448, G05F 750

Patent

active

045596085

ABSTRACT:
An ALU having improved propagate and generate signal section as well as carry and sum logic section to decrease the propagation delays. The propagate and generate signal section is specifically designed to be used with a dual ported RAM such that transition of the precharged RAM outputs to the desired outputs are used to trigger the logic. Latches, which are an integral part of the output of the propagate and generate signal section and are latched by the high/low transition of the output and reset by precharge signal, are used in combination with a special control sequence of the logic select of the propagate and generate section to isolate the latch and output such that one of the buses though the ALU may be used as a bidirectional bus so that the ALU may write back into the RAM without intermediate registers or latches. To reduce the length of interconnects and number of crossovers when the ALU includes a shifter/swapper for BCD operations, the carry and sum logic units are grouped by nibbles and are interleaved. Also, the carry and sum logic of nibbles other than the first nibble have carry look ahead logic such that only a single delay is experienced per nibble to produce a carry nibble. The delay of the logic sections are reduced by precharging the drain of each of the FETs in the input logic.

REFERENCES:
patent: 3482085 (1969-12-01), Smith, Jr.
patent: 3843876 (1974-10-01), Fette et al.
patent: 3845325 (1974-10-01), Daniels et al.
patent: 3925651 (1975-12-01), Miller
patent: 4031379 (1977-06-01), Schwartz
patent: 4049974 (1977-09-01), Boone et al.
patent: 4052604 (1977-10-01), Maitland et al.
patent: 4054788 (1977-10-01), Maitland et al.
patent: 4070590 (1978-01-01), Ieda et al.
patent: 4146802 (1979-03-01), Moench
patent: 4149099 (1979-04-01), Nagami
patent: 4215416 (1980-07-01), Muramatsu
patent: 4218747 (1980-08-01), Miura
patent: 4301381 (1981-11-01), Clemen et al.
patent: 4321492 (1982-03-01), Hollingsworth
patent: 4345170 (1982-08-01), Sampson, III
patent: 4349888 (1982-09-01), Smith
patent: 4425623 (1984-01-01), Russell
patent: 4442365 (1984-04-01), Nagami
R. E. Goldschmidt "Dual-Mode Adder" IBM Technical Disclosure Bulletin vol. 10 #6, pp. 727-728, Nov. 1967.
Schmookler "Threshold Carry Look-Ahead for Parallel Binary Adder" IBM Technical Disclosure Bulletin, vol. 7 #6, pp. 451-452, Nov. 1964.

Affiliated with

Also associated with

Rating

Arithmetic logic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic logic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic logic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2177777