Arithmetic logic unit

Details Arithmetic logic unit Arithmetic logic unit

1993-04-06

1994-01-25

Smith, Jerry

Boots, shoes, and leggings

36471501, 36471508, G06F 738

Patent

active

052821536

ABSTRACT:
An arithmetic logic unit includes first and second buses for efficient operations upon multiple-bit operands. The arithmetic logic unit includes, in addition to the first and second buses, a shift register having an input coupled to the first bus and an output, a summer having a first input coupled to the shift register output, a second input coupled to the second bus, and an output, and an accumulator having an input coupled to the summer output and an output coupled to the first bus. The arithmetic logic unit further includes a buffer having an input also coupled to the summer output and an output coupled to the second bus. The summer provides two's compliment inversion when required and the shift register performs sign bit force zero, right shifting, and masking operations. In addition, an overflow detector and overflow correction detect and correct overflow conditions without requiring additional operating cycles.

REFERENCES:
patent: 4682302 (1987-07-01), Williams
patent: 4779220 (1988-10-01), Nukiyama
patent: 4785393 (1988-11-01), Chu et al.
patent: 4945507 (1990-07-01), Ishida et al.
patent: 5053631 (1991-10-01), Perlman et al.

Affiliated with

Also associated with

Rating

Arithmetic logic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic logic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic logic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-732981