Boots – shoes – and leggings
Patent
1986-11-14
1988-08-23
Harkcom, Gary V.
Boots, shoes, and leggings
364786, G06F 750
Patent
active
047665653
ABSTRACT:
An inverting full adder circuit for use in a ripple-carry adder or arithmetic logic unit (ALU) which includes a plurality of similar full adder stages connected in series such that the carry delay from one stage to the next is minimized, and which requires fewer devices and less space on the surface of a semiconductor chip than do known adders or ALUs of comparable performance. This invention may use either N-channel field effect transistors, i.e., NMOS technology, or it may use complementary metal oxide semiconductor (CMOS) technology.
REFERENCES:
patent: 3125675 (1964-03-01), Jeeves
patent: 3234371 (1966-02-01), Osofsky
patent: 3234373 (1966-02-01), Sellers, Jr. et al.
patent: 3249746 (1966-03-01), Helbig et al.
patent: 3465133 (1969-09-01), Booher
patent: 4031379 (1977-06-01), Schwartz
patent: 4556948 (1985-12-01), Mercy
patent: 4601007 (1986-07-01), Uya
Beraud, "High-Speed Four-Bit Adder", IBM Technical Disclosure Bulletin, vol. 16, No. 12, May 1974, pp. 3950-3951.
Liu et al., "Optimal One-Bit Full Adders with Different Types of Gates", IEEE Trans. on Computers, vol. C-23, No. 1, Jan. 1974, pp. 63-70.
Bechade, "Selective Powering of Ripple ALU for Improved Power Performance" in IBM Technical Disclosure Bulletin, vol. 27, No. 6, Nov. 1984, pp. 3214-3215.
Bechade and Hoffman, "Programmable Arithmetic/Logic Circuit" in IBM Technical Disclosure Bulletin, vol. 23, No. 11, Apr. 1981, pp. 4870-4873.
Richards, "Arithmetic Operations in Digital Computers", New York, Van Nostrand (1955), p. 110.
Homan, "A Four-Megacycle, 24-Bit Checked Binary Adder", IBM Technical Report TR 00.737/CP 60-1327 given at Symposium on Switching Circuit Theory and Logical Design at AIEE Fall General Meeting, Oct. 10-14, 1960.
Bechade Roland A.
Schmookler Martin S.
Harkcom Gary V.
International Business Machines - Corporation
Limanek Stephen J.
Mai Tan V.
LandOfFree
Arithmetic logic circuit having a carry generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arithmetic logic circuit having a carry generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic logic circuit having a carry generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-840026