Boots – shoes – and leggings
Patent
1983-12-01
1984-12-25
Malzahn, David H.
Boots, shoes, and leggings
G06F 748
Patent
active
044908075
ABSTRACT:
In a signal processor computing arrangement comprising an ALU (11) and a multiplier (21), two selectively usable accumulators (37, 41) and gating circuitry (61, 63) are provided to allow alternating computation and accumulation of product terms for two output values with sets of input values that overlap. This saves memory accesses by using the same operand twice for different output values, and requires only one processor cycle per partial term and output value. A specific pipeline multiplier (21) is provided consisting of two partial sections (29, 31) with an intermediate pipeline register (33) to allow applying a second set of input operands while computation of the product of a first set of operands is still in progress.
REFERENCES:
patent: 3508038 (1970-04-01), Goldschmidt et al.
patent: 3748451 (1973-07-01), Ingwersen
patent: 3805045 (1974-04-01), Larsen
patent: 3840727 (1974-10-01), Amdahl et al.
patent: 3840861 (1974-10-01), Amdahl et al.
patent: 4202039 (1980-05-01), Epenoy et al.
Chevillat Pierre R.
Kaser Hans P.
Maiwald Dietrich G. U.
Ungerbock Gottfried
Berray Robert W.
International Business Machines - Corporation
Malzahn David H.
LandOfFree
Arithmetic device for concurrently summing two series of product does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arithmetic device for concurrently summing two series of product, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic device for concurrently summing two series of product will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1156240