Electrical computers: arithmetic processing and calculating – Electrical analog calculating computer – Particular function performed
Reexamination Certificate
2005-03-14
2009-10-27
Mai, Tan V (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical analog calculating computer
Particular function performed
C708S819000
Reexamination Certificate
active
07610326
ABSTRACT:
An arithmetic circuit to calculate a cumulative value of results of parallel arithmetic processing, in which the increase of the circuit area for multiple-term arithmetic computation and the degradation of accuracy of holding of computation results in a short time can be prevented. The arithmetic circuit has plural analog arithmetic circuits to perform arithmetic processing based on input analog signals, a capacitor to hold a charge amount proportional to a total sum of results of computations by the plural analog arithmetic circuits, an analog-to-digital (A/D) conversion circuit to convert the charge amount stored in the capacitor to digital data, and a digital arithmetic circuit to calculate a cumulative value based on the converted digital data.
REFERENCES:
patent: 4120035 (1978-10-01), Cases et al.
patent: 5809214 (1998-09-01), Nureki et al.
patent: 5951632 (1999-09-01), Kochi
patent: 6520613 (2003-02-01), Tamura
patent: 2005/0122238 (2005-06-01), Nomura et al.
patent: 2005/0138100 (2005-06-01), Nomura et al.
patent: 2005/0140736 (2005-06-01), Imanaka et al.
patent: 1 089 221 (2001-04-01), None
patent: 643785 (1989-01-01), None
patent: 9-136445 (1997-05-01), None
patent: 9-226102 (1997-09-01), None
patent: 200057241 (2000-02-01), None
patent: 2002-272180 (2002-09-01), None
patent: 2002-272181 (2002-09-01), None
patent: 10-0238857 (2000-01-01), None
patent: 10-0398032 (2004-03-01), None
patent: 95/30962 (1995-11-01), None
Morie, T., Funakoshi, J., Nagata, M. and Iwata, A., “An Analog-Digital Merged Neural Circuit Using Pulse Width Modulation Technique”, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E82-A, No. 2, pp. 356-363, 1999.
Office Action in JP 2002272180 dated Jul. 9, 2007.
Nakamura et al., “A Pulse Modulation Neural Network Circuit with Arbitrary Nonlinear Activation Functions”, Faculty of Eng., Hiroshima Univ.
Morie et al., “Analog neuro-LSI implementing back-propagation algorithm”, NTT LSI Laboratories.
Iwata Atsushi
Korekado Keisuke
Morie Takashi
Nomura Osamu
Canon Kabushiki Kaisha
Fitzpatrick ,Cella, Harper & Scinto
Mai Tan V
LandOfFree
Arithmetic circuit for calculating a cumulative value as a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arithmetic circuit for calculating a cumulative value as a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic circuit for calculating a cumulative value as a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4124748