Arithmetic apparatus for digital signal processor

Details Arithmetic apparatus for digital signal processor Arithmetic apparatus for digital signal processor

1994-02-18

1995-08-08

Envall, Jr., Roy N.

Boots, shoes, and leggings

364749, 364784, G06F 738, G06F 750

Patent

active

054405041

ABSTRACT:
In a digital signal processor, an arithmetic apparatus capable of performing Viterbi decoding processing at a high speed with minimum addition of hardware and least overhead of memory. Pathmetric value and branchmetric value read out from first and second memories on two paths are simultaneously added by an adder at most significant bits and least significant bits thereof. A comparator compares values of the most significant bits and the least significant bits output from the adder to generate a path select signal indicating the value which is pathmetrically smaller. The select signal is stored in a shift register on a bit-by-bit basis. Of the values of the most significant bits and the least significant bits of a register storing the output of the adder, the smaller one as decided by the path select signal is written in the memory at eight most significant bits or least significant bits thereof via distributor, a bus and a register.

REFERENCES:
patent: 4677582 (1987-06-01), Nagafuji
patent: 4789956 (1988-12-01), Hildebrandt

Affiliated with

Also associated with

Rating

Arithmetic apparatus for digital signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic apparatus for digital signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic apparatus for digital signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-976407