Arithmetic and logic processor and operating method therefor

Details Arithmetic and logic processor and operating method therefor Arithmetic and logic processor and operating method therefor

1993-08-16

1995-02-07

Harvey, Jack B.

Boots, shoes, and leggings

364DIG1, 3642443, 364245, 364247, 3642472, 3642476, 364258, 3642592, 364260, 3642601, 3642606, 3642599, 3642684, 395775, G06F 1300, G06F 900

Patent

active

053882350

ABSTRACT:
An arithmetic and logic processor includes a register file structure wherein each procedure to be processed has assigned thereto a predetermined number of registers referred to as register window. The processor further includes circuitry for comparing a predetermined constant LENGTH with the difference between the register window currently utilized by a procedure under execution and the base address of the register file, and circuitry responsive to the comparing circuitry output to detect when data should be transferred on a window basis to or from the register file from or to a stack memory for saving the register file contents, and circuitry responsive to the decision circuitry output to perform data transfer between the register file and the stack memory. According to such circuitry, overflow and underflow of the register file can be greatly suppressed to improve processing speed of the processor.

REFERENCES:
patent: 4112495 (1978-09-01), Easley
patent: 4287559 (1981-09-01), Easley et al.
patent: 4445173 (1984-04-01), Pilat et al.
patent: 4733346 (1988-03-01), Tanaka
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4739471 (1988-04-01), Baum et al.
patent: 4740916 (1988-04-01), Martin
patent: 4747046 (1988-05-01), Baum et al.
patent: 4777588 (1988-10-01), Case et al.
patent: 4811208 (1989-03-01), Myers et al.
patent: 4833640 (1989-05-01), Baba
patent: 4878166 (1989-10-01), Johnson et al.
patent: 4891753 (1990-01-01), Budde et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4947366 (1990-09-01), Johnson
patent: 4969091 (1990-11-01), Muller
patent: 5023828 (1991-06-01), Grundmann et al.
patent: 5050067 (1991-09-01), McLagan et al.
patent: 5079771 (1992-01-01), Shimeda
patent: 5083263 (1992-01-01), Joy et al.
patent: 5107457 (1992-04-01), Hayes et al.
patent: 5155821 (1992-10-01), Sone et al.
Joan M. Pendleton et al., "A 32-bit Microprocessor for Smalltalk", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986.
Yuval Tamir et al., "Strategies for Managing the Register File in RISC", IEEE Transactions on Computers, vol. C-32, No. 11, Nov. 1983, pp. 977-989.
Robert W. Sherburne Jr. et al., "A 32-Bit NMOS Microprocessor with a Large Register File", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, Oct. 1984, pp. 682-686.
John L. Rynearson, "Register Windows Unleash RISC For Real-Time Systems", Computer Design, vol. V28, Nov. 13, 1989.
Brian Case, "Understanding of SPARC Architecture", Microprocessor Report, vol. v4, Dec. 26, 1990.

Affiliated with

Also associated with

Rating

Arithmetic and logic processor and operating method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arithmetic and logic processor and operating method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arithmetic and logic processor and operating method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1117064