Area-efficient multiplier for use in an integrated circuit

Details Area-efficient multiplier for use in an integrated circuit Area-efficient multiplier for use in an integrated circuit

1993-04-16

1993-10-26

Malzahn, David H.

Boots, shoes, and leggings

G06F 752

Patent

active

052572170

ABSTRACT:
A high-speed multiplier utilizing a layout architecture requiring very little area on a chip. The present invention employs a floor plan which exemplifies regularity and is approximately 33.3% more compact than conventional Wallace Trees. During a first phase of a first clock cycle, Booth coding takes place resulting in a first group of partial products. In a second phase of the first clock cycle, the first group of partial products are input into a first and a second carry-save adder. Results from the second carry-save adder are latched in a first and second register. Also during the second phase of the first clock cycle, a second group of partial products are Booth coded. In a first phase of a cycle 2, the second group of partial products are input into the first and second carry-save adders. Results from the second carry-save adder are latched into a third and fourth register. In a second phase of cycle 2, results from the first, second, third and fourth registers are input into a third and fourth carry-save adder. The outputs from the fourth carry-save adder are latched into a fifth and a sixth register. In a first phase of a cycle 3, results latched in the fifth and sixth registers are input into a CPA. The CPA then generates a final output for the multiplier.

REFERENCES:
patent: 4646257 (1987-02-01), Essig et al.
patent: 4799183 (1989-01-01), Nakano et al.
patent: 4972362 (1990-11-01), Elkind et al.
patent: 5036482 (1991-07-01), Saini
Cavanagh, Digital Computer Arithmetic: Design & Implementation McGraw-Hill Book Co. 1984 pp. 137-233.
Hennessy et al, Computer Architecture A Quantitative Approach Morgan Kaufman Publishers, Inc. 1990 A1-A62.

Affiliated with

Also associated with

Rating

Area-efficient multiplier for use in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Area-efficient multiplier for use in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area-efficient multiplier for use in an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-964399