Miscellaneous active electrical nonlinear devices – circuits – and – Specific input to output function – Combining of plural signals
Patent
1997-01-15
1998-06-23
Cunningham, Terry
Miscellaneous active electrical nonlinear devices, circuits, and
Specific input to output function
Combining of plural signals
327538, 327543, H03K 302
Patent
active
057709661
ABSTRACT:
A one-diode circuit for negated implication (.about..fwdarw.) is derived from a 12-transistor Lukasiewicz implication circuit (.fwdarw.). The derivation also yields an adjustable three-transistor implication circuit with maximum error less than 1% of full scale. Two Lukasiewicz logic arrays (.English Pound.LAs) are proposed that use area-efficient implementations of the one-diode and three-transistor implication circuits. The very dense diode-tower .English Pound.LA contains 36,000 implications in an area that previously held 92 implications; the three-transistor .English Pound.LA contains 1,990 implications. Both .English Pound.LAs double the number of inputs per pin on the IC package. Very dense .English Pound.LAs make .English Pound.LA-based fuzzy controllers and neural networks practical. As an example, an .English Pound.LA retina that detects edges in 15 nanoseconds is described.
REFERENCES:
patent: 3097311 (1963-07-01), Tiemann
patent: 3116426 (1963-12-01), Shintaro Oshima et al.
patent: 3124708 (1964-03-01), Reinecke et al.
patent: 3239687 (1966-03-01), Steele
patent: 4318083 (1982-03-01), Argyle
patent: 4374357 (1983-02-01), Olesin et al.
patent: 4380755 (1983-04-01), Endlicher et al.
patent: 4499549 (1985-02-01), Bartlett
patent: 4521773 (1985-06-01), Lyon
patent: 4524292 (1985-06-01), Nagano
patent: 4694418 (1987-09-01), Ueno et al.
patent: 4707859 (1987-11-01), Nudd et al.
patent: 4714901 (1987-12-01), Jain et al.
patent: 4716540 (1987-12-01), Yamakawa
patent: 4767942 (1988-08-01), Minami et al.
patent: 4792982 (1988-12-01), Devos et al.
patent: 4837725 (1989-06-01), Yamakawa
patent: 4860243 (1989-08-01), Ueno et al.
patent: 4875184 (1989-10-01), Yamakawa
patent: 4958123 (1990-09-01), Hughes
patent: 4985824 (1991-01-01), Husseiny et al.
patent: 5004901 (1991-04-01), Yoshimoto et al.
patent: 5017811 (1991-05-01), Worley
patent: 5021692 (1991-06-01), Hughes
patent: 5028788 (1991-07-01), Beland et al.
patent: 5029276 (1991-07-01), Buehler et al.
patent: 5040215 (1991-08-01), Amano et al.
patent: 5062000 (1991-10-01), Harris et al.
patent: 5086483 (1992-02-01), Capps
patent: 5109155 (1992-04-01), Mukainakano et al.
patent: 5187396 (1993-02-01), Armstrong, II et al.
Mills et al., "Technical Report No. 296--Lukasiewicz Logic Arrays", Mar. 1990, pp. 1-7.
Mills et al., "Technical Report No. 312--CMOS VLSI Lukasiewicz Logic Arrays", Jul. 1990, pp. 1-12.
Grigolia, R., "On The Algebras Corresponding to the n-Valued Lukasiewicz-Tarski Logical Systems", Proceedings of the 1975 Intenational Symposium On Multiple-Valued Logic, Indiana University, Bloomington, Indiana, May 13-16, 1975, pp. 234-239.
Katz, M., "Two Systems Of Multi-Valued Logic for Science", Department of Mathematics and Statistrics, Queen's University, Kingston, Canada, pp. 175-182.
Yamakawa, T., Miki, T. and Ueno, F., "Basic Fuzzy Logic Circuit Formed by Using p-MOS Current Mirror Circuits", pp. 1-9.
Giles, R., "Lukasiewicz Logic and Fuzzy Set Theory", International Journal of Man-Machine Studies, 1976, pp. 313-327.
Mahowald, M.A., and Mead, C.; "The Silicon Retina"; Scientific American; pp. 76-82; (1991).
Cunningham Terry
Indiana University Foundation
LandOfFree
Area-efficient implication circuits for very dense lukasiewicz l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Area-efficient implication circuits for very dense lukasiewicz l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area-efficient implication circuits for very dense lukasiewicz l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1397246