Area efficient cascode driver circuit

Details Area efficient cascode driver circuit Area efficient cascode driver circuit

1991-02-20

1992-02-11

LaRoche, Eugene R.

Amplifiers

With semiconductor amplifying device

Including differential amplifier

330277, 307304, 307571, H03F 345

Patent

active

050878891

ABSTRACT:
A JFET differential amplifier stage in which the gate-drain voltage of each input JFET is kept at least as great as the pinchoff voltage (V.sub.p), but preferably close to V.sub.p so as to reduce the effects of impact ionization and generation currents on the amplifier's input bias current. The input JFETs are cascoded with another pair of JFETs, and the gate-source circuits for the JFETs of each branch are connected in series with the gate-source circuit of an additional JFET between the gates and drains of the input JFETs. The additional JFET is supplied with a current that is substantially less than I.sub.DSS, and thus develops a significant portion of the necessary gate-drain voltages for the input JFETs. This enables a significant net reduction in the chip surface area occupied by the stage.

REFERENCES:
patent: 4538115 (1985-08-01), Butler
patent: 4893090 (1990-01-01), Boudewijns
patent: 4897612 (1990-01-01), Carroll

Affiliated with

Also associated with

Rating

Area efficient cascode driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Area efficient cascode driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area efficient cascode driver circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-784004