Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays
Reexamination Certificate
2006-02-21
2006-02-21
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
C257S204000, C257S206000
Reexamination Certificate
active
07002192
ABSTRACT:
A cellular MOS array becomes denser by employing an asymmetric structure, in which the areas of the sources are reduced without changing the length and the width of the channel thereof, and thereby the chip size is reduced and the cost is lowered.
REFERENCES:
patent: 4532698 (1985-08-01), Fang et al.
patent: 4992387 (1991-02-01), Tamura
patent: 5170232 (1992-12-01), Narita
patent: 2004/0124478 (2004-07-01), Nishibe et al.
Ku Chiang-Yung
Lin Pao-Chuan
Lin Yu-Che
Pai Chung-Lung
Lewis Monica
Richtek Technology Corp.
Rosenberg , Klein & Lee
Zarabian Amir
LandOfFree
Area efficient asymmetric cellular CMOS array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Area efficient asymmetric cellular CMOS array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area efficient asymmetric cellular CMOS array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3646304