Boots – shoes – and leggings
Patent
1989-03-21
1991-10-08
Zache, Raulfe B.
Boots, shoes, and leggings
364244, 3642446, G06F 1200
Patent
active
050560158
ABSTRACT:
A multiprocessor subsystem, wherein each processor is separately microcoded so that the processors can run concurrently and asynchronously. To conserve lines and provide flexibility in specifying the subsystem configuration, a serial loop interface preferably provides the data access from the higher-level processor to all of the control stores. To maximize the net bandwidth of this loop, each separate control store preferably interfaces to this serial line using a bank of serial/parallel registers which can load the instructions into the control store, or clock the instruction stream incrementally, or simply clock the instruction stream along as fast as possible. Thus, the bandwidth of this line is used efficiently, and only a minimal number of instructions is required to access control storage for a given processor.
One of the processors is a numeric processing module, which is connected to a cache memory by a very wide cache bus. This processor can receive programs either over the serial loop or over the cache bus. The use of the wide cache bus for parallel microinstruction transfer permits fast microcode overlaying. This system even makes dynamic paging of microcode practical in some applications.
REFERENCES:
patent: 3623017 (1971-11-01), Lowell et al.
patent: 4030072 (1977-01-01), Bjornsson
patent: 4149242 (1979-04-01), Pirz
patent: 4161024 (1979-07-01), Joyce et al.
patent: 4172287 (1979-10-01), Kawabe et al.
patent: 4208716 (1980-06-01), Porter et al.
patent: 4245307 (1981-01-01), Kapeghian et al.
patent: 4323968 (1982-04-01), Capozzi
patent: 4463421 (1984-07-01), Laws
patent: 4484270 (1984-11-01), Quernemoen et al.
patent: 4722049 (1988-01-01), Lahti
Proceedings of the IEEE, vol. 73, No. 5, May 1985, pp. 852-873, IEEE, New York; J. Allen: "Computer Architecture for Digital Signal Processing".
Computer Design, vol. 16, No. 6, Jun. 1977, pp. 151-163; A. J. Weissberger: "Analysis of Multiple-Microprocessor System Architectures", FIGS. 7, 8, p. 161.
IEEE Electro, vol. 8, Apr. 1983, pp. 3/3 1-5, New York; B. J. New: "Address Generation in Signal/Array Processors".
Proceedings ICASSP, Dallas, 6th-9th Apr. 1987, vol. 1, pp. 531-534; D. M. Taylor et al.: "A Novel VLSI Digital Signal Processor Architecture for High-Speed Vector and Transform Operations".
IBM Technical Disclosure Bulletin, vol. 27, No. 4A, Sept. 1984, pp. 2184-2186, New York; J. P. Beraud et al., "Fast Fourier Transform Calculating Circuit".
Bureaux D'Etudes Automatishmes, No. 32, Mars 1987, pp. 85-87; J. Gustafson: Un Super-Ordinateur Vectoriel Homogene, p. 85, figure; p. 85, left-hand col., line 35--p. 87, middle col., line 9.
Conference Proceedings IEEE Southeastcon '87, Tampa, Fla., Apr. 1987, vol. 1, pp. 225-228; M. C. Ertem: A Reconfigurable Co-Processor for Microprocessor Systems, Figs. 2-4; p. 226, left-hand col., line 6--p. 227, left-hand col., line 25.
Proceedings of the Fourth Euromicro Symposium on Microprocessing and Microprogramming, Munich, Oct. 1978, pp. 358-365; F. B. Jorgensen et al.: A Bi-Microprocessor Implementation of a Variable Topology Multiprocessor Node, Figs. 1-6, pp. 358, right-hand col., line 13--p. 362, right-hand col., line 21.
G. J. Myers: Digital System Design with LSI Bit-Slice Logic, 1980, pp. 230-239, John Wiley & Sons, Inc., U.S., p. 237, lines 1-4.
Baldwin David R.
Trevett Neil F.
Wilson Malcolm E.
Du Pont Pixel Systems Limited
Zache Raulfe B.
LandOfFree
Architectures for serial or parallel loading of writable control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architectures for serial or parallel loading of writable control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectures for serial or parallel loading of writable control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-261974