Architectures for a modularized data optimization engine and...

Multiplex communications – Communication techniques for information carried in plural... – Transmission bandwidth conservation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S350000, C370S521000, C370S532000, C370S540000, C370S375000, C370S535000, C370S523000

Reexamination Certificate

active

06920154

ABSTRACT:
A data optimization engine disposed inline with a first communication channel and a second communication channel. The data optimization engine comprises a transmit interface circuit configured to receive a first data stream from the first communication channel and to obtain a first data file from the first data stream. The data optimization engine further includes an optimization processor coupled to the transmit interface circuit for receiving a second data file from the transmit interface circuit. The second data file represents the first data file after the first data file has been processed by the transmit interface circuit into a format suitable for optimization by the optimization processor. The optimization processor performs one of a compression and an encryption on the second data file, thereby obtaining all optimized data file. In one embodiment, the first data file is a Fiber Channel data frame. In another embodiment, the first data file is encoded using 10-bit encoding, the format suitable for optimization by the optimization processor is an 8-bit encoding protocol.

REFERENCES:
patent: 5530645 (1996-06-01), Chu
patent: 5805600 (1998-09-01), Venters et al.
patent: 6038226 (2000-03-01), Ellersick et al.
Robert W. Kembel; Fibre Channel: A Comprehensive Introduction, Northwest Learning Associates, Inc., Tucson, AZ 2000.
Mark Nelson; “LZW Data Compression”, http://www.dogma.net/markn/articles/lzw/lzw.htm, Originally published in Oct. 1989 Dr. Dobb's Journal (2800 Campus Drive, San Mateo, CA. www.ddj.com).
Terry A. Welch; “A Technique for High Performance Data Compression”, IEEE Computer 17(6), Jun. 1984, pp. 8-19.
U.S. Appl. No. 10/026,680, filed Dec. 17, 2001, “Integrated circuits for a high speed adaptive compression and methods therefor”.
U.S. Appl. No. 10/026,679, filed Dec. 17, 2001, “Interface circuits for modularized data optimization engines and methods therefor”.
U.S. Appl. No. 10/026,368, filed Dec. 17, 2001, “Interface receive circuits for modularized data optimization engines and methods therefore”.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Architectures for a modularized data optimization engine and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architectures for a modularized data optimization engine and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectures for a modularized data optimization engine and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3379124

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.