Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Reexamination Certificate
2001-06-27
2004-02-10
Nguyen, Minh (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
C327S162000, C327S165000, C713S501000
Reexamination Certificate
active
06690224
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for a programmable logic device (PLD) generally and, more particularly, to a phase lock loop (PLL) with dynamic frequency control on a PLD.
BACKGROUND OF THE INVENTION
Clock signals of a programmable logic device (PLD) can be frequency multiplied, frequency divided and phase shifted using a Phase Lock Loop (PLL) or Delay Lock Loop (DLL). The PLD, the PLL and/or the DLL can be configured using configuration bits stored in memory. Complex programmable logic devices (CPLDs) and field programmable gate arrays (FPGA) use power in proportion to operating frequency. The operating frequency of the CPLD or FPGA can be changed by reconfiguring the PLL or DLL. Currently, the PLL or DLL is configured only when the CPLD or FPGA is programmed or configured (i.e., the configuration bits for PLD and PLL or DLL are written into the memory). Changing the configuration of the PLL or DLL requires that a new programming file be generated. Because the PLL or DLL is configured only when the CPLD or FPGA is programmed, the PLL or DLL is not reconfigurable “on the fly”.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a clock generating circuit and a programmable logic circuit. The clock generating circuit may be configured to generate one or more output signals in response to a reference signal and one or more control signals, wherein the output signals each have a frequency and a phase that are dynamically variable. The programmable logic circuit may be configured to generate one or more of the control signals and receive the one or more output signals.
The objects, features and advantages of the present invention include providing a PLL with dynamic frequency control on a programmable logic device (PLD) that may (i) provide a dynamically controlled skew (phase), (ii) provide improved jitter immunity, (iii) provide dynamic frequency synthesis (through control of multiply and divide values), and/or (iv) provide a PLD for the low-power or handheld markets.
REFERENCES:
patent: 4229699 (1980-10-01), Frissell
patent: 4419629 (1983-12-01), O'Brien
patent: 4504862 (1985-03-01), Achtstaetter
patent: 4893271 (1990-01-01), Davis et al.
patent: 4908582 (1990-03-01), Kawano et al.
patent: 4918641 (1990-04-01), Jigour et al.
patent: 4999526 (1991-03-01), Dudley
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5049766 (1991-09-01), van Driest et al.
patent: 5334952 (1994-08-01), Maddy et al.
patent: 5341044 (1994-08-01), Ahanin et al.
patent: 5386155 (1995-01-01), Steele et al.
patent: 5491814 (1996-02-01), Yee et al.
patent: 5506982 (1996-04-01), Hotta et al.
patent: 5510742 (1996-04-01), Lemaire
patent: 5528509 (1996-06-01), Sawai et al.
patent: 5544047 (1996-08-01), Appel
patent: 5570040 (1996-10-01), Lytle et al.
patent: 5589782 (1996-12-01), Sharpe-Geisler
patent: 5652536 (1997-07-01), Nookala et al.
patent: 5670896 (1997-09-01), Diba et al.
patent: 5684434 (1997-11-01), Mann et al.
patent: 5710524 (1998-01-01), Chou et al.
patent: 5740410 (1998-04-01), McDermott
patent: 5748559 (1998-05-01), Raza et al.
patent: 5757207 (1998-05-01), Lytle et al.
patent: 5774703 (1998-06-01), Weiss
patent: 5821794 (1998-10-01), Nazarian et al.
patent: 5825226 (1998-10-01), Ferraiolo et al.
patent: 5875219 (1999-02-01), Kim
patent: 6043677 (2000-03-01), Albu et al.
patent: 6054887 (2000-04-01), Horie et al.
patent: 6127865 (2000-10-01), Jefferson
patent: 6272646 (2001-08-01), Rangasayee et al.
RoboClock II™ CY7B994V/CY7B993V, “High-Speed Multi-Phase PLL Clock Buffer”, Cypress Semiconductor Corporation, Mar. 6, 2001, pp. 1-14.
Timothy M. Lacey et al., “Programmable Logic Device”, U.S. Ser. No. 09/475,879, filed Dec. 30, 1999.
Christopher P. Maiorana P.C.
Cypress Semiconductor Corp.
Nguyen Minh
LandOfFree
Architecture of a PLL with dynamic frequency control on a PLD does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture of a PLL with dynamic frequency control on a PLD, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture of a PLL with dynamic frequency control on a PLD will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3331133