Pulse or digital communications – Receivers – Interference or noise reduction
Reexamination Certificate
2011-08-23
2011-08-23
Ahn, Sam K (Department: 2611)
Pulse or digital communications
Receivers
Interference or noise reduction
Reexamination Certificate
active
08005176
ABSTRACT:
Described are nonlinear filter processors having an array of polynomial nonlinear filters including a first polynomial nonlinear filter and a last polynomial nonlinear filter. The first polynomial nonlinear filter has an input terminal for receiving an input data sample. The polynomial nonlinear filters systolically pass the input data sample from the first polynomial nonlinear filter to the last polynomial nonlinear filter. Each polynomial nonlinear filter produces an output data sample based on the input data sample. In addition, each polynomial nonlinear filter other than the last polynomial nonlinear filter systolically passes the output data sample generated by that polynomial nonlinear filter to a neighboring polynomial nonlinear filter. Each polynomial nonlinear filter other than the first polynomial nonlinear filter sums a nonlinearly filtered input data sample produced by that polynomial nonlinear filter with the output data sample received from a neighboring polynomial nonlinear filter.
REFERENCES:
patent: 4725972 (1988-02-01), Gockler
patent: 4758999 (1988-07-01), Marwood et al.
patent: 5450339 (1995-09-01), Chester et al.
patent: 5917735 (1999-06-01), Ko
patent: 6014682 (2000-01-01), Stephen et al.
patent: 6023718 (2000-02-01), Dischert et al.
patent: 6032171 (2000-02-01), Kiriaki et al.
patent: 6141378 (2000-10-01), d'Oreye de Lantremange
patent: 6192386 (2001-02-01), Shinde
patent: 6324559 (2001-11-01), Hellberg
patent: 6362701 (2002-03-01), Brombaugh et al.
patent: 6639537 (2003-10-01), Raz
patent: 6650688 (2003-11-01), Acharya et al.
patent: 6653959 (2003-11-01), Song
patent: 6731706 (2004-05-01), Acharya et al.
patent: 6820103 (2004-11-01), Butler et al.
patent: 6965640 (2005-11-01), Awad et al.
patent: 6970895 (2005-11-01), Vaidyanathan et al.
patent: 7173555 (2007-02-01), Raz
patent: 7188135 (2007-03-01), Takatori et al.
patent: 7245651 (2007-07-01), Miao et al.
patent: 7480689 (2009-01-01), Song
patent: 7796068 (2010-09-01), Raz et al.
patent: 2003/0072362 (2003-04-01), Awad et al.
patent: 2003/0200243 (2003-10-01), Yomo et al.
patent: 2004/0143615 (2004-07-01), Yomo et al.
patent: 2006/0112157 (2006-05-01), Song
patent: 2006/0133470 (2006-06-01), Raz et al.
Wang, D. et al.; High Technology Letters; “A Low Power/Area Digital FIR Filter Design Based on PRF Framework”; vol. 8, No. 3, pp. 57-61; Sep. 2002.
Wang, C. et al.; IEEE; “A Digital-Serial VLSI Architecture for Delayed LMS Adaptive FIR Filtering”, pp. 545-548; Feb. 1995.
Abdel-Raheem, E. et al.; IEEE; “Systolic Implementation of Polyphase Decimators and Interpolators”; pp. 749-752; May 1995.
Lee, H. et al.; National Chiao Tung University; “The Design of Two-Dimensional FIR and UR Filter Architectures for HDTV Signal Processing”; VLSITSA 1991; pp. 307-311.
Song, W. et al.; IEEE; MIT Lincoln Laboratory; “High-Performance Low-Power Bit-Level Systolic Array Signal Processor with Low-Threshold Dynamic Logic Circuits”; 2001; pp. 144-147.
International Search Report for international Application No. PCT/US2008/53906 dated Jun. 5, 2008; 2 pages.
Kam et al., Nonlinear Equalization of {RF} Receivers, Proc. HPCMP Users Group Conf., 2006, pp. 303-307, IEEE Computer Society, Denver CO.
Kam et al., Nonlinear Equalization of {RF} Receivers, Proc. Tenth Annual HPEC Workshop, Sep. 19, 2006, Lexington MA.
Non-final Office Action dated Mar. 18, 2008 for related copending U.S. Appl. No. 10/993,076.
Notice of Allowance dated Oct. 2, 2008 for related U.S. Appl. No. 10/993,076.
Ahn Sam K
Guerin & Rodriguez LLP
Massachusetts Institute of Technology
Rodriguez Michael A.
LandOfFree
Architecture for systolic nonlinear filter processors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture for systolic nonlinear filter processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for systolic nonlinear filter processors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2776868