Architecture for system-wide standardized intra-module and inter

Details Architecture for system-wide standardized intra-module and inter Architecture for system-wide standardized intra-module and inter

1996-06-04

1997-05-06

Voeltz, Emanuel T.

Excavating

371 221, 371 225, 371 213, 395500, 364489, 364490, 364491, G06F 1100

Patent

active

056278420

ABSTRACT:
Apparatus and method for hierarchical, centralized boundary-scan fault-testing of extended electronic circuits, including inter-board testing, within a unified, standard protocol. During this testing, each board is "viewable" from the central test control in the same way that it is viewable when standing alone, before being incorporated into an extended system. The preferred embodiment of the invention is based on IEEE Std 1149.1, and is to be used with integrated circuits compliant with that standard. Because of this, the IEEE Std 1149.1 test elements--including but not limited to extensive micro-code--prepared for the testing of the board individually can be incorporated into the system-wide testing. The invention makes use of a "parking" of integrated circuit test rings with any desired test vector in their boundary scan registers, so that they can subsequently be viewed from another board as part of inter-board fault testing. In its preferred embodiment the invention provides for the parallel coupling of all backplane slots to the standard test bus implicit in IEEE Std 1149.1. The coupling of test rings to the system test bus is through a SLOT Link apparatus that incorporates a Selection Controller (a three-state finite state machine in the preferred embodiment) for enabling one board to be selected for testing. an address facility ensuring that only one slot is selected at a time. Also included in the preferred embodiment test architecture on each board is a switching network and one or more Local Serial Port (LSP) Ring Controllers which, in the preferred embodiment, are four-state finite state machines. In this way a plurality of test rings on a single board can be flexibly configured for testing, so that a single test ring or several of the test rings in series are tested. These LSP Ring Controllers are also used to "park" the Test Rings for subsequent inter-board testing.

REFERENCES:
patent: 4720672 (1988-01-01), Turino
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5132635 (1992-07-01), Kennedy
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5155432 (1992-10-01), Mahoney
patent: 5166604 (1992-11-01), Ahanin et al.
patent: 5198759 (1993-03-01), Ohnesorge
patent: 5317697 (1994-05-01), Husak et al.
patent: 5325367 (1994-06-01), Dekker et al.
Maunder and Tulloss, Test Access Port and Boundary-Scan Architecture, IEEE Computer Press Tutorial, 1990, entire document.
Bhakar, An Architecture for Extending the IEEE Standard 1149.1 Test Access Port to System Backplanes, Preprint 1991 International Test Conference.
Ohnesorge, Boundary Scan at Board and System Level A Position Independent Scan Architecture Akatel-SEL document, date unknown.

Affiliated with

Also associated with

Rating

Architecture for system-wide standardized intra-module and inter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for system-wide standardized intra-module and inter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for system-wide standardized intra-module and inter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2138360