Architecture for synchronizing and resetting clock signals...

Details Architecture for synchronizing and resetting clock signals... Architecture for synchronizing and resetting clock signals...

2006-04-04

2006-04-04

Nguyen, Minh (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S144000, C714S738000

Reexamination Certificate

active

07023257

ABSTRACT:
A circuit for establishing frequency and phase alignment of clock signals across a domain of analog blocks coupled in a single integrated circuit. Different analog functions are implemented by selectively and electrically coupling different combinations of analog blocks. The analog blocks may be arrayed in a number of columns. The circuit is coupled to the analog blocks to supply a synchronized clock signal to all of the analog blocks in a combination of blocks, even when the blocks are in different columns. The circuit allows the frequency of the clock signal to be changed dynamically depending on the analog function to be achieved. The circuit also establishes phase alignment when a frequency change occurs.

REFERENCES:
patent: 4812684 (1989-03-01), Yamagiwa et al.
patent: 5202687 (1993-04-01), Distinti
patent: 5258760 (1993-11-01), Moody et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5414308 (1995-05-01), Lee et al.
patent: 5563526 (1996-10-01), Hastings et al.
patent: 5600262 (1997-02-01), Kolze
patent: 5963075 (1999-10-01), Hiiragizawa
patent: 6144327 (2000-11-01), Distinti et al.
patent: 6150866 (2000-11-01), Eto et al.
patent: 6166367 (2000-12-01), Cho
patent: 6211715 (2001-04-01), Terauchi
patent: 6225866 (2001-05-01), Kubota et al.
patent: 6600575 (2003-07-01), Kohara
CYPR-CD00173; “A Programmable Analog System Architecture”; U.S. Appl. No. 09/909,047, filed Jul. 18, 2001; M. Mar.
CYPR-CD00174;“Programming Methodlogy and Architecture for a Programmable Analog System”; U.S. Appl. No. 09/930,021, filed Aug. 14, 2001; Mar et al.
CYPR-CD00191; “Method and Circuit for Synchronizing a Write Operation Between an On-Chip Microprocessor and an On-Chip Programmable Analog Device Operating at Different Frequencies”; U.S. Appl. No. 10/011,214; filed Oct. 25, 2001; Sullam et al.
CYPR-CD00226; “Programming Architecture for a Programmable Analog System”; U.S. Appl. No. 09/929,891; filed Aug. 14, 2001; Mar et al.

Affiliated with

Also associated with

Rating

Architecture for synchronizing and resetting clock signals... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for synchronizing and resetting clock signals..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for synchronizing and resetting clock signals... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3581510