Architecture for integrated concurrent vector signal processor

Details Architecture for integrated concurrent vector signal processor Architecture for integrated concurrent vector signal processor

1991-05-31

1993-01-12

Fleming, Michael R.

Boots, shoes, and leggings

364736, 364748, 364DIG1, 3642318, 3642319, 36423221, 395800, G06F 15332

Patent

active

051795302

ABSTRACT:
Multiple special purpose processing units are provided in a vector signal processor for concurrent, parallel processing, particularly of complex vectors. The principal processing units are an execution unit, a data movement unit, a control/register unit, a vector buffer unit, an instruction fetch unit, and a bus interface unit.

REFERENCES:
patent: 4589067 (1986-05-01), Porter et al.
patent: 4706191 (1987-11-01), Hamstra et al.
patent: 4720780 (1988-01-01), Dolecek
patent: 4758975 (1988-07-01), Omoda
patent: 4823258 (1989-04-01), Yamazaki
patent: 4853872 (1990-08-01), Shimoi
patent: 4860249 (1989-08-01), Nicely et al.
patent: 4875161 (1989-10-01), Lahti
patent: 4891751 (1990-01-01), Call et al.
patent: 4922418 (1990-05-01), Dolecek
patent: 4933839 (1990-06-01), Kinoshita et al.
patent: 4949247 (1990-08-01), Stephenson et al.
patent: 4964035 (1990-10-01), Aoyama et al.
patent: 4996661 (1991-02-01), Cox et al.
patent: 5053987 (1991-10-01), Genusov et al.
patent: 5068819 (1991-11-01), Misra et al.

Affiliated with

Also associated with

Rating

Architecture for integrated concurrent vector signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for integrated concurrent vector signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for integrated concurrent vector signal processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1224545