Architecture for improved display performance in a signal...

Details Architecture for improved display performance in a signal... Architecture for improved display performance in a signal...

2007-01-02

2007-01-02

Hjerpe, Richard (Department: 2629)

Computer graphics processing and selective visual display system

Computer graphics processing

Graph generating

C702S067000, C702S071000

Reexamination Certificate

active

10456825

ABSTRACT:
A multiple channel signal acquisition device wherein each channel performs a respective rasterization process to provide respective waveform imagery, the respective waveform imagery having a display parameter reduced at a decay rate, the respective waveform imagery being propagated towards an adjacent input channel for combination, the combined image being propagated towards each remaining channel for combination into a final waveform image for display.

REFERENCES:
patent: 5740064 (1998-04-01), Witte et al.
patent: 5986637 (1999-11-01), Etheridge et al.
patent: 6163758 (2000-12-01), Sullivan et al.
patent: 6222521 (2001-04-01), Ivers et al.
patent: 6275257 (2001-08-01), Tallman et al.
patent: 6473701 (2002-10-01), Tallman et al.
patent: 6728648 (2004-04-01), Letts

Affiliated with

Also associated with

Rating

Architecture for improved display performance in a signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for improved display performance in a signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for improved display performance in a signal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3815298