Architecture for feedback loops in decision feedback equalizers

Details Architecture for feedback loops in decision feedback equalizers Architecture for feedback loops in decision feedback equalizers

2005-05-04

2008-12-09

Fan, Chieh M (Department: 2611)

Pulse or digital communications

Equalizers

Automatic

C375S229000, C375S230000, C375S231000, C375S232000

Reexamination Certificate

active

07463681

ABSTRACT:
A decision feedback equalizer (DFE) has an inter symbol interference (ISI) loop and inter chip interference (ICI) loop. A buffer at the input of the DFE loop receives a (CCK based data rate) signal coming into the DFE, retains a predetermined number of chips from each incoming symbol and assists to meet timing requirements by chip management. An outgoing rate for the chips from the buffer may depend on the incoming rate and may be higher than the incoming rate by a known factor. A method of designing a configuration for the DFE takes into consideration the timing delay in the loops. The operation within the DFE loop is pipelined, and any latency due to the pipelining is handled at a CCK demodulator. A method for designing the DFE architecture and an article comprising a storage medium with instructions thereon for executing the method, are also disclosed.

REFERENCES:
patent: 6678310 (2004-01-01), Andren et al.
patent: 6690715 (2004-02-01), Webster et al.
patent: 6754294 (2004-06-01), Adireddy et al.
patent: 7116734 (2006-10-01), Nergis
patent: 7263119 (2007-08-01), Hsu et al.
patent: 7289559 (2007-10-01), Chen et al.
patent: 7324590 (2008-01-01), Abrishamkar et al.
patent: 2001/0036223 (2001-11-01), Webster et al.
patent: 2003/0095593 (2003-05-01), Tripathi et al.
patent: 2003/0161421 (2003-08-01), Schmidt et al.
patent: 2004/0101068 (2004-05-01), Wang et al.
patent: 2004/0125884 (2004-07-01), Wei et al.
patent: 2004/0146129 (2004-07-01), Lin
patent: 2004/0240538 (2004-12-01), Abrishamkar et al.
patent: 2004/0264552 (2004-12-01), Smee et al.
patent: 2005/0018765 (2005-01-01), Endres et al.
patent: 2005/0063498 (2005-03-01), Chen et al.
patent: 2005/0094715 (2005-05-01), Hwang et al.
patent: 2005/0249269 (2005-11-01), Tomasin et al.
patent: 2005/0254571 (2005-11-01), Garg et al.
patent: 2005/0254572 (2005-11-01), Garg et al.
patent: 2007/0165707 (2007-07-01), Margetts et al.

Affiliated with

Also associated with

Rating

Architecture for feedback loops in decision feedback equalizers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for feedback loops in decision feedback equalizers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for feedback loops in decision feedback equalizers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4033266