Static information storage and retrieval – Addressing – Sync/clocking
Patent
1995-03-28
1996-10-08
Nelms, David C.
Static information storage and retrieval
Addressing
Sync/clocking
36523001, 36523008, 365236, 365 94, G11C 800
Patent
active
055638449
ABSTRACT:
In order to improve area efficiency of a mask ROM, a head address is inputted from a common pad (204) only in an initial access, so that addresses are thereafter changed by an internal counter (212). Data output is carried out through the common pad (204). Wires are employed for address input and data output in common, thereby remarkably reducing the number of wires.
REFERENCES:
patent: 5303201 (1994-04-01), Sakamoto
patent: 5392239 (1995-02-01), Margulis et al.
Dang-hsing Yiu Tom
Hikawa Tetsuo
Ni Ful-Long
Sawada Takashi
Takata Akira
Dang-hsing Yiu Tom
Mega Chips Corporation
Nelms David C.
Niranjan F.
LandOfFree
Architecture for accessing very high density memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture for accessing very high density memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for accessing very high density memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-62502