Architecture for a signal processing apparatus

Details Architecture for a signal processing apparatus Architecture for a signal processing apparatus

1990-05-17

1992-08-04

Fleming, Michael R.

Boots, shoes, and leggings

364DIG1, 364228, G06F 1500, G06F 15332

Patent

active

051366932

ABSTRACT:
A data processing apparatus for controlling an equipment by operating control devices (1, 3) of the equipment in dependence on signals produced by sensors (5, 7) wherein the sensor signals are processed in three stages. In the first stage the signals are processed in a processor (11) of high operational speed, i.e. number crunching capabilities, and low decision capability. In the second stage processors (19) of lower operational speed and higher decision capability are used. In the third stage processors (27) of still lower speed but higher decision capability are used. This architecture allows the apparatus to be easily reconfigured for use in a wide variety of different applications.

REFERENCES:
patent: 4161027 (1979-07-01), Russell
patent: 4200226 (1980-04-01), Piras
patent: 4363104 (1982-12-01), Nussmeier
patent: 4547845 (1985-10-01), Ross
patent: 4675803 (1987-06-01), Kendall et al.
patent: 4860216 (1989-08-01), Linsenmayer

Affiliated with

Also associated with

Rating

Architecture for a signal processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for a signal processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for a signal processing apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-785972