Computer graphics processing and selective visual display system – Computer graphic processing system
Patent
1997-09-17
2000-07-25
Bayerl, Raymond J.
Computer graphics processing and selective visual display system
Computer graphic processing system
345511, 345513, 345424, G06F 1500, G06T 100
Patent
active
060942037
ABSTRACT:
A CPU and a CPU cache memory unit is coupled to a system memory bus. A graphics processor with a graphics cache memory unit is also coupled to the system memory bus as a peer. The graphics processor and the graphics cache memory unit have the same priority as the CPU to access main memory. The graphics processor and the graphics cache unit retrieve input data from main memory and store this input data in a high-speed memory in the graphics cache unit. Data that represents a three-dimensional array is stored in the high-speed memory in the graphics cache unit in spatially contiguous blocks. This data may be first arranged into spatially contiguous blocks while it is still in main memory. Then, when a cache line is retrieved by the graphics cache unit, it will be stored in the high-speed memory in a spatially contiguous block.
REFERENCES:
patent: 5008838 (1991-04-01), Kelleher et al.
patent: 5559952 (1996-09-01), Fujimoto
patent: 5828382 (1998-10-01), Wilde
patent: 5844576 (1998-12-01), Wilde et al.
patent: 5870105 (1999-02-01), Jensen
patent: 5877779 (1999-03-01), Goldberg et al.
patent: 5912673 (1999-06-01), Howell et al.
Bayerl Raymond J.
Hewlett--Packard Company
Luu Sy D.
Neudeck Alex
LandOfFree
Architecture for a graphics processing unit using main memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture for a graphics processing unit using main memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for a graphics processing unit using main memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1340005