Patent
1992-11-13
1995-02-07
Powell, Mark R.
395162, 395164, G06F 314
Patent
active
053882067
ABSTRACT:
A system for image generation comprising a plurality of renderers, each having a geometry processor and a rasterizer, that operate in parallel to compute pixel values for a set of primitive objects that comprise the image to be rendered. The geometry processor transforms graphics primitive objects from their native object coordinates to screen coordinates. The rasterizer consists of an array of enhanced memory devices having a processor and memory for each pixel in a region of a screen. The processors and their associated memories operate in SIMD fashion on screen space primitive descriptions to compute and store pixel values for an entire such region. The enhanced memory devices further comprise compositors for combining their pixel values, for example, based on a visibility test, with those from a corresponding memory device of another rasterizer. The image generation system may further comprise shaders, which compute pixel colors based on pixel values computed in the plurality of renderers, and video frame buffers, which store these pixel colors and refresh a raster display device. The shaders and frame buffers consist of a renderer with additional memory devices that store texture and image data. Also disclosed are enhanced memory devices and rasterizers for use in the present image generation system.
REFERENCES:
patent: 4590465 (1986-05-01), Fuchs
patent: 4648045 (1987-03-01), Demetrescu
patent: 4783649 (1988-11-01), Fuchs et al.
patent: 4827445 (1989-05-01), Fuchs
IEEE Computer Graphics and Applications, "Breaking the Frame Buffer Bottleneck with Logic Enhanced Memories", Nov. 1992, by Poulton et al, pp. 65-74.
Fussell et al., A VLSI-Oriented Architecture for Real-Time Raster Display of Shaded Polygons (Preliminary Report); Graphics Interface '82, pp. 373-380, 1982.
Shaw et al., A VLSI Architecture for Image Composition; pp. 185-199, 1988.
Demetrescu, High Speed Image Rasterization Using Scan Line Access Memories; 1985 Chapel Hill Conference on VLSI, pp. 221-243, 1989.
Gharachorloo et al., Subnanosecond Pixel Rendering with Million Transistor Chips; Computer Graphics, vol. 22, No. 4, Aug. 1988.
Evans & Sutherland, Design Systems Divisions, Technical Report, 1992.
Molnar et al., Pixel Flow: High-Speed Rendering Using Image Composition; Computer Graphics, vol. 26, No. 2, Jul. 1992.
Molnar, Image-Composition Architectures for Real-Time Image Generation; Dissertation submitted to Univ. of N.C.-Chapel Hill, 1991.
Molnar, Supercomputing Power for Interactive Visualization; Report of Research Progress, Mar. 1991-Nov. 1991; Univ. of N.C.-Chapel Hill, 1991.
Eyles John G.
Molnar Steven E.
Poulton John W.
Powell Mark R.
The University of North Carolina
Tung Kee M.
LandOfFree
Architecture and apparatus for image generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture and apparatus for image generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture and apparatus for image generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1116531