Architectural support for execution control of prologue and eplo

Details Architectural support for execution control of prologue and eplo Architectural support for execution control of prologue and eplo

1996-10-18

1998-08-11

Lim, Krisna

395709, G06F 9445

Patent

active

057940290

ABSTRACT:
For certain classes of software pipelined loops, prologue and epilogue control is provided by loop control structures, rather than by predicated execution features of a VLIW architecture. For loops compatible with two simple constraints, code elements are not required for disabling garbage operations during prologue and epilogue loop periods. As a result, resources associated with implementation of the powerful architectural feature of predicated execution need not be squandered to service loop control. In particular, neither increased instruction width nor an increased number of instructions in the loop body is necessary to provide loop control in accordance with the present invention. Fewer service functions are required in the body of a loop. As a result, loop body code can be more efficiently scheduled by a compiler and, in some cases, fewer instructions will be required, resulting in improved loop performance. Loop control logic includes a loop control registers having an epilogue counter field, a shift register, a side-effects enabled flag, a current loop counter field, a loop mode flag, and side-effects manual control and loads manual control flags. Side-effects enabling logic and load enabling logic respectively issue a side-effects enabled predicate and a loads enabled predicate to respective subsets of execution units. Software pipelined simple and inner loops are supported.

REFERENCES:
patent: 4236227 (1980-11-01), Bull et al.
patent: 4782444 (1988-11-01), Munshi et al.
patent: 5036454 (1991-07-01), Rau et al.
patent: 5083267 (1992-01-01), Rau et al.
patent: 5210827 (1993-05-01), Takahashi et al.
patent: 5226128 (1993-07-01), Rau et al.
patent: 5303352 (1994-04-01), Inoue et al.
patent: 5386562 (1995-01-01), Jain et al.
patent: 5471189 (1995-11-01), Dietz et al.
patent: 5530665 (1996-06-01), Yoneda
Linley Gwennap, VLIW: The Wave of the Future? Processor Design Style Could Be Faster, Cheaper Than RISC, Feb. 14, 1994, pp. 18-21.
Vinod Kathail, Michael Schlansker, and B. Ramakrishna Rau, HPL PlayDoh Architecture Specification: Version 1.0, Feb. 1994, pp. 1-48.
Gary R. Beck and David W.L. Yen, The Cydra 5 Minisupercomputer: Architecture and Implementation, 1993, pp. 143-180.
James C. Dehnert and Ross A. Towle, Compiling for the Cydra 5, 1993, 181-227.
James C. Dehnert, Peter Y.-T. Hsu, and Joseph P. Bratt, Overlapped Loop Support in the Cydra 5, 1989, pp. 26-38.

Affiliated with

Also associated with

Rating

Architectural support for execution control of prologue and eplo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architectural support for execution control of prologue and eplo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectural support for execution control of prologue and eplo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-401206