Architectural enhancements for parallel computer systems utilizi

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3642281, 3642283, 3642287, 3642418, 3642457, 3642431, 39520001, 395800, 395474, 395280, G06F 1516

Patent

active

054856264

ABSTRACT:
An architecture uses a process, termed "encapsulation", by which queues and counters are only accessed through a special memory operand called "object storage". The system alone is in control of the object storage, and the user cannot access it directly at any time. If the user needs to access a queue, the user must request it from the system. The system will in turn provide such access by issuing the user a "token". This token is the only means of communication between the user and the requested queue. By providing threads to be dispatched to real processors without large operating overhead, through object storage, the operating systems do not need to wait for the system's dispatching process to complete. Operating systems can signal the system through the use of object storage that they are authorized to access the processor when needed and thus forego the long dispatching process. In addition, since real processors are not dedicated, they can execute other programs when not needed. Since the state of threads is unknown to the operating system and the object dispatcher is in charge, operating support is kept at a minimum, which in itself is an important advantage of the invention. The encapsulation process along with the queuing system used in the architecture lead to finer granularity.

REFERENCES:
patent: 4333144 (1982-06-01), Whiteside et al.
patent: 4402046 (1983-08-01), Cox et al.
patent: 4584639 (1986-04-01), Hardy
patent: 4636942 (1987-01-01), Chen et al.
patent: 4663709 (1987-05-01), Fujiwara et al.
patent: 4754398 (1988-06-01), Pribnow
patent: 4807111 (1989-02-01), Cohen et al.
patent: 4901230 (1990-02-01), Chen et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5201040 (1993-04-01), Wada et al.
patent: 5255369 (1993-10-01), Dann
"A Thread Facility Based on User/Kernal Cooperation in the ZERO Operating System", S. Inohara et al., IEEE 1991, pp. 398-405.
Chastain et al, The Convex C240 Architecture, Supercomputing 1988 Proceedings, pp. 321-329, IEEE Comp. Society Press, Washington D.C. 14-18 Nov. 1988.
Dinning, Anne, A Survey of Synchronization Methods for Parallel Computers, Computer Magazine, Jul. 1989, V22 Issue 7 pp. 66-77.
Agarwal et al, Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors, IEEE Micro, vol. 13, Iss:3 pp. 48-61, Jun. 1993.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Architectural enhancements for parallel computer systems utilizi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architectural enhancements for parallel computer systems utilizi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectural enhancements for parallel computer systems utilizi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-317388

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.