Patent
1997-01-29
1998-08-11
Asta, Frank J.
395859, 395842, 395848, G06F 1300
Patent
active
057940738
ABSTRACT:
In accordance with principles of the invention, there is provided an arbitration system for multiple requesters of a shared data transfer resource, such as a system bus or a peripheral bus. The disclosed system arbitrates among multiple classes of requesters which are divided into multiple levels of a request hierarchy. In the example embodiment, the multiple requesters include logic for processing received data from the network, logic for processing data to be transmitted onto the network, logic for moving transmit and receive descriptors between the host memory and the adapter, logic for reporting status from the adapter to the host, and logic for generating an error and maintenance status update from the adapter to the host. The new system ensures fairness between transmit and receive processes, that FIFOs associated with transmit queues are not underrun, and further that notification of non-error and maintenance status changes are processed with minimal latency.
REFERENCES:
patent: 5136584 (1992-08-01), Hedlund
patent: 5166930 (1992-11-01), Braff et al.
patent: 5231633 (1993-07-01), Hluchyj et al.
patent: 5245603 (1993-09-01), Newman
patent: 5301333 (1994-04-01), Lee
patent: 5396490 (1995-03-01), White et al.
patent: 5515363 (1996-05-01), Ben-Nun et al.
Ben-Nun Michael
Ramakrishnan Kadangode K.
Roman Peter John
Asta Frank J.
Dagg David A.
Digital Equipment Corporation
Luu Le Hien
LandOfFree
Arbitration system for a shared DMA logic on a network adapter w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arbitration system for a shared DMA logic on a network adapter w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arbitration system for a shared DMA logic on a network adapter w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-402497