Multiplex communications – Wide area network – Packet switching
Patent
1993-05-28
1995-03-07
Ray, Gopal C.
Multiplex communications
Wide area network
Packet switching
370 852, 3642426, 36424292, 3642429, 3642383, 364240, 3642402, 364DIG1, G06F 13362
Patent
active
053966023
ABSTRACT:
An arbitration mechanism is provided for use in a computer system which comprises (i) a central processing unit (CPU); (ii) a first system bus which connects the CPU to system memory so that the CPU can read data from, and write data to, the system memory; (iii) a second system bus connected to the CPU; (iv) a host bridge connecting the second system bus to a peripheral bus, the peripheral bus having at least one peripheral device attached thereto; and (v) an input/output (I/O) bridge connecting the peripheral bus to a standard I/O bus, the standard I/O bus having a plurality of standard I/O devices attached thereto. The arbitration mechanism comprises (i) a first level of logic for arbitrating between the plurality of standard I/O devices, wherein one standard I/O device is selected from a plurality of the standard I/O devices competing for access to the standard I/O bus, and (ii) a second level of logic for arbitrating between the selected standard I/O device, the CPU and the at least one peripheral device, wherein one of the selected standard I/O device, the CPU and the at least one peripheral device is selected to access the peripheral bus. The arbitration mechanism includes sideband signals which connect the first and second levels of arbitration logic and include arbitration identification information corresponding to the selected standard I/O device.
REFERENCES:
patent: 4442504 (1984-04-01), Dummermuth et al.
patent: 4628447 (1986-12-01), Carteret et al.
patent: 4890224 (1989-12-01), Fremont
patent: 5083259 (1992-01-01), Maresh et al.
patent: 5101478 (1992-03-01), Fu et al.
patent: 5239631 (1993-08-01), Bowry et al.
patent: 5253348 (1993-10-01), Scalise
patent: 5265211 (1993-11-01), Amini et al.
patent: 5276845 (1994-01-01), Takayama
patent: 5297260 (1994-03-01), Kametani
patent: 5297292 (1994-03-01), Morimoto et al.
Amini Nader
Bland Patrick M.
Boury Bechara F.
Hofmann Richard G.
Lohman Terence J.
Babayi Robert S.
International Business Machines Corp.
Ray Gopal C.
LandOfFree
Arbitration logic for multiple bus computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arbitration logic for multiple bus computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arbitration logic for multiple bus computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1413472