Multiplex communications – Wide area network – Packet switching
Patent
1990-12-11
1992-12-29
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
3408255, H04J 302
Patent
active
051757311
ABSTRACT:
The invention is an N-bit arbitration circuit which includes N bit subcircuits, each of which provides a single bit output signal of an N-bit arbitration signal. The bit subcircuits include a more significant bit subcircuit and at least significant bit subcircuit. The more significant bit subcircuit includes a gate, which receives a more significant bit priority signal and an arbitration enable signal and provides a more significant bit output of the N-bit arbitration signal, and a pipeline circuit, which receives the more significant bit priority signal, the arbitration enable signal and the more significant bit output and provides a pipelined arbitration enable signal based upon the more significant bit priority signal, the arbitration enable signal and the more significant bit. The least significant bit subcircuit includes a gate, which receives a least significant bit priority signal and the pipelined arbitration enable signal and provides a least significant bit output signal of the N-bit arbitration circuit output signal, and a source enable circuit, which receives the least significant bit arbitration enable signal, the priority signal and the pipelined arbitration enable signal and provides a source enable signal based upon the least significant bit arbitration indication signal and the pipelined arbitration signal.
REFERENCES:
patent: 3824409 (1974-07-01), Patil
patent: 4375639 (1983-03-01), Johnson, Jr.
patent: 4498098 (1985-02-01), Stell
patent: 4560985 (1985-12-01), Strecker et al.
patent: 4599611 (1985-07-01), Bowker
patent: 4604743 (1986-08-01), Alexandru
patent: 4669079 (1987-05-01), Blum
patent: 4675865 (1987-06-01), DeVries et al.
patent: 4779089 (1988-10-01), Theus
patent: 4876600 (1989-10-01), Pietzsch
patent: 4878177 (1989-10-01), Ikehira
patent: 4954978 (1990-09-01), Terane et al.
patent: 4962379 (1990-10-01), Yasuda et al.
patent: 5027400 (1991-06-01), Baji et al.
Colley, Martin "Parallel-Architecture Windowing Display", Dept. of Computer Science, Univ. of Essex, Wivenhoe Park, Colchester, Essex, U.K. (1987).
Voorhies et al., "Virtual Graphics", Computer Graphics, vol. 22, No. 4, Aug. 1988.
Hom Shick
International Business Machines - Corporation
Olms Douglas W.
Terrile Stephen A.
LandOfFree
Arbitration circuit for a multimedia system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arbitration circuit for a multimedia system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arbitration circuit for a multimedia system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1892783