Arbiter with test capability and associated testing method

Details Arbiter with test capability and associated testing method Arbiter with test capability and associated testing method

1993-10-21

1994-08-23

Callahan, Timothy P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

3408255, 395325, 395725, 307514, G01R 19145, H04Q 300

Patent

active

053410521

ABSTRACT:
An arbiter based on pairwise mutual exclusion produces an absolute priority signal (G) indicating that one of three or more requests (R.sub.1, R.sub.2, . . . R.sub.N) has gained absolute priority over all the other. At least one mutual-exclusion element (20.sub.1 or 20p) in the arbiter is designed so that its pairwise priority determination car be reversed in response to at least one externally originated test signal (T.sub.1, T.sub.2 or T.sub.M-1, T.sub.M). By doing so after the requests have been asserted in a specified order, a priority conflict can be generated among the requests in order to check the conflict-resolution capability of the arbiter.

REFERENCES:
patent: 3824409 (1974-07-01), Patil
patent: 3986042 (1976-10-01), Padgett et al.
patent: 4016539 (1977-04-01), Nanya
patent: 4035780 (1977-07-01), Kristick et al.
patent: 4402040 (1983-08-01), Evett
patent: 4482954 (1984-11-01), Vrielink et al.
patent: 4511959 (1985-04-01), Nicolas et al.
patent: 4612542 (1986-09-01), Pantry et al.
patent: 4620118 (1986-10-01), Barber
patent: 4630041 (1986-12-01), Casamatta et al.
patent: 4775810 (1988-10-01), Suzuki et al.
patent: 4835422 (1989-05-01), Dike
patent: 4835672 (1989-05-01), Zenk et al.
patent: 4837682 (1989-06-01), Culler
patent: 4841178 (1989-06-01), Bisson
patent: 4851996 (1989-07-01), Boioli et al.
patent: 4864243 (1989-09-01), Reese
patent: 4872004 (1989-10-01), Bahnick et al.
patent: 4881195 (1989-11-01), DeLong et al.
patent: 4894565 (1990-01-01), Marquardt
patent: 4933901 (1990-06-01), Tai et al.
patent: 4962379 (1990-10-01), Yasuda et al.
Introduction to VLSI Systems, Addison-Wesley Publishing Co. 1980, pp. 260-261.
The Transactions of the IECE of Japan, vol. E65, No. 1, Abstracts, p. 84 "An Asynchronous Ring Arbiter with Built in Testability" Okamoto et al. (abstract only.
Proceedings, Real-Time Systems Symposium, Dec. 7-9, 1982, Los Angeles, Calif. "Cascaded Self-Checking Bus Arbiters for Multicomputer Systems" Courvoisier et al.
10th International Symposium on Fault-Tolerant Computing, Kyoto, Japan Oct. 1-3, 1980 "A Self Testing Arbiter Circuit for Multimicrocomputer Systems" Courvoisier et al.
IEE Proceedings, vol. 133, PT. E, No. 5, Sep. 1986 "Automatic Verification of Asynchronous Circuits Using Temporal Logic" Dill et al.

Affiliated with

Also associated with

Rating

Arbiter with test capability and associated testing method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arbiter with test capability and associated testing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arbiter with test capability and associated testing method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-505042