Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Reexamination Certificate
2005-01-25
2005-01-25
Tang, Minh N. (Department: 2829)
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
C324S765010, C714S726000
Reexamination Certificate
active
06847203
ABSTRACT:
Disclosed is an integrated circuit chip test apparatus that has a module test fixture having contact pads that are adapted to make contact with signal input/output pins on an integrated circuit chip being tested. An intermediate banking box is connected to the module text fixture and a tester is connected to the intermediate banking box. The tester includes at least one bank of channels there are more pins on the integrated circuit chip than there are channels in the tester. The intermediate banking box includes switches that are connected between the contact pads and the channels. The switches are adapted to selectively connect a subset of the contact pads to the channels to connect the tester to a subset of pins, thereby allowing the tester to test a portion of the integrated circuit that corresponds to the subset of pins.
REFERENCES:
patent: 3922537 (1975-11-01), Jackson
patent: 4094568 (1978-06-01), Lee et al.
patent: 4884287 (1989-11-01), Jones et al.
patent: 4939454 (1990-07-01), Miner
patent: 5000692 (1991-03-01), Taniguchi et al.
patent: 5450017 (1995-09-01), Swart
patent: 5754823 (1998-05-01), Mudryk, Jr. et al.
patent: 5898314 (1999-04-01), Swart
patent: 5909450 (1999-06-01), Wright
patent: 5936415 (1999-08-01), Fredrickson
patent: 5952839 (1999-09-01), Fredrickson
patent: 5973504 (1999-10-01), Chong
patent: 6192496 (2001-02-01), Lawrence et al.
patent: 6247155 (2001-06-01), Wright
patent: 6260163 (2001-07-01), Lacroix et al.
patent: 6348789 (2002-02-01), Terao
patent: 6446228 (2002-09-01), Kobayashi
patent: 6448796 (2002-09-01), Ellison et al.
patent: 2342722 (2000-04-01), None
‘Special Test Chip For Testing IC Tester’, IBM Technical Disclosure Bulletin, vol. 28, No. 1, Jun. 1985, pp. 221-222.
‘N-Way Testpoint For Complex LSI Design’, IBM Technical Disclosure Bulletinl, vol. 13, No.10, Mar. 1972, pp. 2937-2938.
Conti Dennis R.
Lafferty John
McGinn & Gibb PLLC
Tang Minh N.
Walsh, Esq. Robert A.
LandOfFree
Applying parametric test patterns for high pin count ASICs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Applying parametric test patterns for high pin count ASICs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Applying parametric test patterns for high pin count ASICs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3428047