Multiplex communications – Channel assignment techniques – Details of circuit or interface for connecting user to the...
Reexamination Certificate
2006-05-09
2006-05-09
Nguyen, Brian (Department: 2661)
Multiplex communications
Channel assignment techniques
Details of circuit or interface for connecting user to the...
C370S429000, C710S100000
Reexamination Certificate
active
07042899
ABSTRACT:
The present invention provides an application specific integrated circuit and a method of operation thereof. In one advantageous embodiment, the application specific integrated circuit includes a programmable logic core having an array of dynamically configurable arithmetic logic units. This particular embodiment further includes a network interface subsystem that includes a media access controller. The network interface is configured to employ a first portion of the programmable logic core that interfaces with the media access controller and that is configurable to process control data. This embodiment further includes a data transmission subsystem associated with a memory device, and configured to employ a second portion of the programmable logic core that stores received data from the network interface subsystem to the memory device and sends transmission data from the memory device to the network interface subsystem in response to an instruction from a host system.
REFERENCES:
patent: 4969121 (1990-11-01), Chan et al.
patent: 6205509 (2001-03-01), Platko et al.
patent: 6226292 (2001-05-01), DiPlacido
patent: 6260087 (2001-07-01), Chang
patent: 6263388 (2001-07-01), Cromer et al.
patent: 6347347 (2002-02-01), Brown et al.
patent: 6363444 (2002-03-01), Platko et al.
patent: 6393457 (2002-05-01), Allison et al.
patent: 6701432 (2004-03-01), Deng et al.
patent: 6807581 (2004-10-01), Starr et al.
Vaidar, Theodore, PLC advanced technology demonstrator TestChipB, LSI Logic Corp, May 2001, IEEE, 0-7803-6591, pp. 67-70.
Wilton et al., Programmable Logic IP Cores in SoC Design: Opportunties and Challenges, University of British Columbia, Canada, IEEE, 0-7803-6591, pp. 63-66.
Hallschmid et al., Detailed Routing Architectures for Embedded Programmable Logic IP Cores, Department of Electrical and Computer Engineering, University of British Columbia, Feb. 2001, pp. 69-74.
A C Compiler for a Processor with a Reconfigurable Functional Unit; Proceedings of the 37th ACM/IEEE Conference on Design Automation Conference, 2000—Author(s)—Ye et al.
Using General-Purpose Programming Languages for FPGA Design; DAC 2000—Author(s)—Hutchings et al.
Reconfigurable Computing: Its Concept and a Practical Embodiment Using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI; ASP-DAC 2000—Author(s)—Masakazu Yamashina.
Reconfigurable Computing: What, Why and Implications for Design Automation; DAC 1999—Author(s)—DeHorn et al.
An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications; DAC 1999—Author(s)—Meenakshi Kaul.
Dynamically Reconfigurable Architecture for Image Processor Applications; DAC 1999—Author(s)—Alexandro Adario.
A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms; FPGA 2000—Author(s)—Lorenz Huelsbergen.
A Reconfigurable Multi-Function Computing Cache Architecture; DCNL Conference 2000—Author(s)—Kim et al.
Communicating Logic: An Alternative Embedded Stream Processing Paradigm; ASP-DAC 2000—Author(s)—Imlig et al.
The Application of Genetic Algorithms to the design of Reconfigurable Reasoning VLSI Chips; FPGA 2000—Author(s)—Moritoshi Yasunaga.
A Benchmark Suite for Evaluating Configurable Computing Systems—Status, Reflections, and Future Directions; FPGA 2000—Author(s)—Kumar et al.
A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Reconfiguration; Asia and South Pacific DAC 2000—Author(s)—Kazuhito Ito.
An Architecture-Driven Metric for Simultaneous Placement and Global Routing for FPGA's ; DAC 2000—Author(s)—Chang et al.
MorphoSys: Case Study of a Reconfigurable Computing System Targeting Multimedia Applications; DAC 2000—Author(s)—Singh et al.
LSI Logic ASICs To Add Programmable-Logic Cores; http://www.eetimes.com/story.OEG19990729S0001; EE Times; Jul. 29, 1999; 2 pages—Author(s)—Matsumoto.
Gasperini Peter
Singh Rajiv K.
Vaida Theodore F.
Hitt Gains, PC
LSI Logic Corporation
Nguyen Brian
Phan Tri H.
LandOfFree
Application specific integrated circuit having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Application specific integrated circuit having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Application specific integrated circuit having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3556488