Application and test methodology for use with compression...

Details Application and test methodology for use with compression... Application and test methodology for use with compression...

2001-05-17

2003-03-04

Sherry, Michael (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

C324S1540PB

Reexamination Certificate

active

06529023

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to a test methodology and application for measurements and enhancements to multi-chip and single chip modules that are attached to interface wiring boards by a compression scheme that blocks direct access to input/output (I/O) locations.
BACKGROUND OF THE INVENTION
As higher density connectors are implemented on systems, there is a growing demand for connector schemes that permit significant I/O densities while at the same time provide for excellent signal integrity interconnection to the next level of packaging. With the advent of Land Grid Array (LGA) compression connectors as defined by Thomas and Batts, the density and signal integrity problems are addressed. A new problem for suitable test interface to the I/O connections of a chip carrier now becomes apparent. The LGA connector requires an electrically insulated backing structure to counter balance the forces used to compress the chip carrier to the system board. In the common application of this arrangement, an insulator sheet of FR4 and metal plate are used, which by nature of their design, covers entirely the access to the connector area on the board and hence the inputs and outputs of the chip carrier. In most applications this is permissible, but when access is needed, as in system bring-up, device monitoring, or circuit measurements, it is necessary to provide access to those pin locations while maintaining excellent electrical measurement characteristics.
SUMMARY OF THE INVENTION
This invention addresses the access of measurement locations of system boards interfaces with the use of Land Grid Array compression connection schemes, while at the same time maintaining excellent high frequency electrical characteristic capabilities. It is also possible to carry the counter balance technique further and permit the attachment of two MCMs back to back with different or similar functions to co-exist in the same location on a system board.


REFERENCES:
patent: 5123850 (1992-06-01), Elder et al.
patent: 5127837 (1992-07-01), Shah et al.
patent: 5384692 (1995-01-01), Jaff
patent: 5397245 (1995-03-01), Roebuck et al.
patent: 5468157 (1995-11-01), Roebuck et al.
patent: 5468158 (1995-11-01), Roebuck et al.
patent: 5571027 (1996-11-01), Roebuck et al.
patent: 5660562 (1997-08-01), Lin
patent: 5883788 (1999-03-01), Ondricek et al.
patent: 5940278 (1999-08-01), Schumacher
patent: 6114757 (2000-09-01), DelPrete
patent: 6252391 (2001-06-01), McAllister et al.
patent: 6219241 (2002-04-01), Jones

Affiliated with

Also associated with

Rating

Application and test methodology for use with compression... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Application and test methodology for use with compression..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Application and test methodology for use with compression... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3015625