Apparatus with leading edge delay circuit for selectively sendin

Details Apparatus with leading edge delay circuit for selectively sendin Apparatus with leading edge delay circuit for selectively sendin

1993-08-16

1995-09-05

Lee, Thomas C.

Boots, shoes, and leggings

395550, 395822, 395820, 3642391, 3642715, 3642383, 364242, 361788, G06F 300, G06F 506, G06F 1300

Patent

active

054486998

ABSTRACT:
An apparatus for conditioning signals output from a computer system expansion card to a computer system board to test system board bus specifications and timing limits. The apparatus comprises two signal conditioning extension cards which are used to condition signals from a slave card and a bus master card. The signal conditioning extension cards according to the present invention are interposed between the bus master or slave expansion card and the system board and selectively advance or delay the signals output from the expansion card to the system board. The slave signal conditioning card also selectively delays the read data valid window of the slave card to test the limits of the system board. The bus master signal conditioning card selectively delays the write data valid window of the bus master card to test the limits of the system board.

REFERENCES:
patent: 3812475 (1974-05-01), Christiansen et al.
patent: 4065862 (1978-01-01), Meyer
patent: 4079456 (1978-03-01), Lunsford et al.
patent: 4408272 (1983-10-01), Walters
patent: 4446459 (1984-05-01), Bond, Jr. et al.
patent: 4593378 (1986-06-01), McWhirter et al.
patent: 4628445 (1986-12-01), Buonomo et al.
patent: 4740891 (1988-04-01), Kirpatrick
patent: 4845437 (1989-07-01), Mansur et al.
patent: 5027315 (1991-06-01), Agrawal et al.
patent: 5043877 (1991-08-01), Berger et al.
patent: 5056054 (1991-10-01), Wong et al.
patent: 5077683 (1991-12-01), Aydin
"Programmable Delay Lines In Signature Analysis Testing", L. C. Eggebrecht, IBM Technical Disclosure Bulletin, vol. 25, No. 8, Jan., 1993, pp. 4244-4245.

Affiliated with

Also associated with

Rating

Apparatus with leading edge delay circuit for selectively sendin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus with leading edge delay circuit for selectively sendin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus with leading edge delay circuit for selectively sendin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-480257