Boots – shoes – and leggings
Patent
1988-10-14
1991-09-17
Lee, Thomas C.
Boots, shoes, and leggings
3642443, 3642462, 3642386, 3642408, G06F 1314, G06F 1342
Patent
active
050500660
ABSTRACT:
Apparatus for queuing requests and replies on a pipelined packet bus. A RAM (212) buffers bus requests by storing packet information corresponding to each request to be sent over said bus in bus time slots allotted to each request. Three send slots (208) keep track of the state of three send requests that are stored in the RAM (212). Three receive slots (210) keep track of the state of three receive requests that are stored in the RAM (212). Nine send queue counters (230) are stepped through a series of states to track an outgoing request and to track a corresponding incoming reply. Six receive queue counters (232) are stepped through a series of states to track an incoming request and to track a corresponding reply. An output MUX (214) connected to the send and receive queues generates status information as to the state of the slots. The status information as to the state of the send and receive slots is used to control the incrementing or decrementing of the send queue counters (230) and the receive queue counters (232 ) in accordance with a predetermined system bus protocol.
REFERENCES:
patent: 4480307 (1984-10-01), Budde et al.
patent: 4615001 (1986-09-01), Hudgins, Jr.
Myers Mark S.
Riggs Eileen
Intel Corporation
Lamb Owen L.
Lee Thomas C.
LandOfFree
Apparatus with a single memory and a plurality of queue counters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus with a single memory and a plurality of queue counters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus with a single memory and a plurality of queue counters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1921921