Boots – shoes – and leggings
Patent
1989-12-15
1993-08-17
Lee, Thomas C.
Boots, shoes, and leggings
3642318, 3642613, 3642617, 364DIG1, 364938, 3649382, 364948, 36494834, G06F 938, G06F 922
Patent
active
052376664
ABSTRACT:
This data processor makes zero the execution clock count of a branch instruction, a compare instruction, or a compare instruction and following branch instruction when a series of instructions executed in the past is again executed. The data processor of this invention is provided with a history storage unit which stores as its address tag the address of an instruction executed before the branch instruction or compare instruction, and stores the address of an instruction to be executed next the branch or compare instruction or both instruction code of an instruction to be executed next the branch or compare instruction and an address used for pre-fetching an instruction following the instruction code. While the instruction before the branch or compare instruction is decoded, the history storage unit is searched to obtain an instruction to be next executed. The obtained instruction is executed immediately after the execution of the instruction immediately before the branch or compare instruction.
REFERENCES:
patent: 4062058 (1977-12-01), Haynes
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5121473 (1992-06-01), Hodges
J. Cortadella, et al., "Designing a Branch Target Buffer for Executing Branches with Zero Time Cost in a Risc Processor," Microprocessing & Microprogramming, vol. 24, No. 1-5, pp. 573-580, Aug. 1988.
G. S. Rao, "Byte Operand Buffer for Predicting the Outcome of Conditional Branches," IBM Technical Disclosure Bulletin, vol. 25, No. 3A, pp. 1289-1291, Aug. 1982.
J. F. Hughes, et al., "Implementation of a Byte Buffer for IBM 3033 Processor," IBM Technical Disclosure Bulletin, vol. 25, No. 3A, pp. 1236-1237, Aug. 1982.
J. A. DeRosa, et al., "An Evaluation of Branch Architectures," The 14th Annual International Symposium on Computer Architecture, pp. 10-16, Jun. 2-5, 1987.
Deguchi Masahi
Matsuzaki Toshimichi
Miyazaki Masaya
Nishikawa Yukinobu
Sakao Takashi
An Meng-Ai T.
Lee Thomas C.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Apparatus using address of a predetermined preceding instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus using address of a predetermined preceding instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus using address of a predetermined preceding instruction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2251227