Apparatus using a multiple instruction register logarithm...

Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S036000, C712S023000

Reexamination Certificate

active

06249857

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to apparatus that use a logarithm based processor.
BACKGROUND OF THE INVENTION
Many existing systems and apparatus use conventional digital processing devices to perform a wide variety of functions. For example, in communications applications, microprocessors are found in almost every available device, such as in cellular telephones, two-way radios, base stations, receivers, modems, satellites, telephone switches, and wireless transmission systems. In all of these applications, as processor speeds increase and memory becomes less expensive, new products incorporating faster processors using more memory are continually developed. Thus, a premium is placed on devices using the latest technology with the fastest processors using low power with reduced size and cost.
Accordingly, there is a need for improved apparatus for a variety of commercial applications, including communication applications, where the improved apparatus uses a low power, low cost processor with greatly increased processing speed.


REFERENCES:
patent: 4720809 (1988-01-01), Taylor
patent: 4852038 (1989-07-01), Wagner et al.
patent: 5097434 (1992-03-01), Stouraitis
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5553012 (1996-09-01), Buss et al.
patent: 5570310 (1996-10-01), Smith
patent: 5574942 (1996-11-01), Colwell et al.
patent: 5642305 (1997-06-01), Pan et al.
patent: 5703801 (1997-12-01), Pan et al.
patent: 5920596 (1999-07-01), Pan et al.
patent: 5941939 (1999-08-01), Pan et al.
patent: 5948052 (1999-09-01), Toler
Lewis et al.; Algorithm Design for a 30 bit Integrated Logarithmic Processor 1989.*
Stouraitis; A Hybrid Floating-Point/Logarithmic Number System Digital Signal Processor; 1989.*
Stouraitis; An Efficient VLSI Implementation of Logargarthmic Signal Processor; 1989.*
Das et al. ; Implementation of Four Common Functions on a LNS Co-processor; 1995.*
Huang et al. ; The Chip Design of A 32-b Logarithmic Number System; 1994.*
Melloit et al. ; ASAP-A 2D DFT VLSI Processor and Architecture; 1996.*
Lewis; 114MFLOPS Logarithmic Number System Arithmetic Unit for DSP Application; 1995.*
Stouraitis et al. ; Hybrid Signed Digit Logarithmic Number System Processor; 1993.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus using a multiple instruction register logarithm... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus using a multiple instruction register logarithm..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus using a multiple instruction register logarithm... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2505836

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.