Apparatus, systems and methods for improving data cache hit rate

Details Apparatus, systems and methods for improving data cache hit rate Apparatus, systems and methods for improving data cache hit rate

1996-08-29

1997-07-15

Donaghue, Larry D.

39542103, 39542105, 39542104, 395800, 395464, 395566, G06F 1300

Patent

active

056491441

ABSTRACT:
A processing system is provided which generates a memory address and presents the memory address to a cache to retrieve corresponding data when such corresponding data is encached therein. The memory address is presented to a main memory to retrieve the corresponding data therefrom when such corresponding data is not encached in cache. An offset address to the memory address is used to obtain a prefetch address which in turn is presented to the main memory to retrieve selected information stored within memory. The cache then stores the selected information retrieved from the main memory.

REFERENCES:
patent: 4371924 (1983-02-01), Schaefer
patent: 4583162 (1986-04-01), Prill
patent: 5287487 (1994-02-01), Priem et al.
patent: 5357618 (1994-10-01), Mirza et al.
patent: 5361391 (1994-11-01), Westberg
patent: 5442767 (1995-08-01), Eickemeyer et al.
patent: 5499355 (1996-03-01), Krishamohan et al.
patent: 5581778 (1996-12-01), Chin et al.

Affiliated with

Also associated with

Rating

Apparatus, systems and methods for improving data cache hit rate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, systems and methods for improving data cache hit rate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, systems and methods for improving data cache hit rate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1499423