Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1993-05-28
1996-06-18
Fears, Terrell W.
Static information storage and retrieval
Addressing
Plural blocks or banks
365 49, 371 211, G11C 1300
Patent
active
055285503
ABSTRACT:
An active memory 14 is provided which includes a data memory 20 including rows and columns of storage locations for holding data. A broadcast memory 22 is provided which includes rows and columns of storage locations for holding control instructions. Search circuitry 26, 52 is provided which is operable to receive at least one word of data from data memory 20 and test the word against a preselected search test condition. Control circuitry 24 is operable in response to control instructions received from the broadcast memory 22 to control the transfer of the word of data from the data memory 20 to the search circuitry 26, 52 and the test of the word by the search circuitry 26, 52.
REFERENCES:
patent: 5390139 (1995-02-01), Smith et al.
Control Storage Use in Implementing an Associative Memory for a Time-Shared Processor, Leo Hellerman, et al., IEEE Transactions on Computers, vol. C-17, No. 12, Dec. 1968, pp. 1144-1151.
Associative and Data Processing Mbit-DRAM, Kowarik, et al. Proc. IEEE Int. Conf. on Computer Design, 90', Sep. 90, Cambridge, Mass., US, pp. 421-424.
Doddington George
Mahant-Shetti Shivaling S.
Pawate Basavaraj
Smith Derek
Brady III W. James
Donaldson Richard L.
Fears Terrell W.
Texas Instruments Incorporated
Valetti Mark A.
LandOfFree
Apparatus, systems and methods for implementing memory embedded does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, systems and methods for implementing memory embedded , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, systems and methods for implementing memory embedded will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-228650