Apparatus, systems and methods for addressing electronic memorie

Details Apparatus, systems and methods for addressing electronic memorie Apparatus, systems and methods for addressing electronic memorie

1994-02-24

1995-04-11

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Shift register

34082579, 370112, 327407, H03K 1700, H04Q 312

Patent

active

054066077

ABSTRACT:
A circuit is disclosed for reducing the number of signal lines passing through a connector (205) comprised of a shift register coupled to a plurality of input data lines and half as many output data lines. When a load signal is received, the shift register latches the data from the input data lines and immediately transmits half of the data to the output data lines and through the connector. When the shift register receives a shift signal, the other half of the data is shifted onto the same output lines and pass through the connector to achieve a two-to-one multiplexing function.

REFERENCES:
patent: 3657658 (1972-04-01), Kubo
patent: 3832690 (1974-08-01), McVoy et al.
patent: 4667320 (1987-05-01), Onno et al.
patent: 4965797 (1990-10-01), Yumane et al.
patent: 5159278 (1992-10-01), Mattison
patent: 5325089 (1994-06-01), Goeldner
patent: 5331222 (1994-07-01), Lin et al.

Affiliated with

Also associated with

Rating

Apparatus, systems and methods for addressing electronic memorie does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, systems and methods for addressing electronic memorie, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, systems and methods for addressing electronic memorie will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1544202