Apparatus, system and/or method for combining multiple tests...

Data processing: software development – installation – and managem – Software program development tool – Testing or debugging

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07823128

ABSTRACT:
Test development tools, systems and/or methods which include accessing first and second pre-established test programs, each of said first and second pre-established test programs having been previously established for respective first and second pre-existing integrated circuit devices, and said first and second pre-established test programs each having respective first and second sets of subtest code portions; evaluating the first and second sets of subtest code portions and determining whether any respective subtest code portions of said first and second sets of subtest code portions have features allowing for combination in a new test program, said evaluating and determining steps providing at least one output result thereof; and defining a new test program including new subtest code portions for concurrently testing first and second pre-existing integrated circuit devices using the at least one output result of the evaluating and determining steps.

REFERENCES:
patent: 5651111 (1997-07-01), McKeeman et al.
patent: 5864660 (1999-01-01), Hamameh et al.
patent: 6701474 (2004-03-01), Cooke et al.
patent: 7039545 (2006-05-01), Bundy et al.
patent: 7174491 (2007-02-01), Hamilton et al.
patent: 7290174 (2007-10-01), Gray et al.
patent: 7363618 (2008-04-01), Pal et al.
patent: 2002/0091979 (2002-07-01), Cooke et al.
patent: 2002/0099992 (2002-07-01), Distler et al.
patent: 2004/0015870 (2004-01-01), Arbouzov et al.
Agilent Technologies, www.agilent.com/see/concurrentest, “Agilent Concurrent Test” Nov. 1, 2001, 2 pages.
Agilent Technologies, www.agilent.com/cgi-bin/bvpub/agilent/editorial, “Concurrest Test Backgrounder”, Aug. 13, 2003, 3 pages.
Go/semiconductor, “Concurrent Test allows parallel testing of IPblocks within each device”, Autumn 2001, p. 16, 1 page.
Mark LaPedus, Silicon Strategies, www.siliconstrategies.com, “Agilent claims breakthrough in test reuse for SoCs”, May 30, 2003, 2 pages.
Jeff Chappell, Electronic News, www.reed-electronics.com, “Agilent Unveils Core Test Language Browser”, May 30, 2003, 2 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus, system and/or method for combining multiple tests... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, system and/or method for combining multiple tests..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, system and/or method for combining multiple tests... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4232244

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.