Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2003-12-19
2008-11-11
Chauhan, Ulka (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
C345S422000, C345S503000, C345S506000
Reexamination Certificate
active
07450120
ABSTRACT:
A processor generates Z-cull information for tiles and groups of tiles. In one embodiment the processor includes an on-chip cache to coalesce Z information for tiles to identify occluded tiles. In a coprocessor embodiment, the processor provides Z-culling information to a graphics processor.
REFERENCES:
patent: 5303334 (1994-04-01), Snyder et al.
patent: 5357604 (1994-10-01), San et al.
patent: 5509110 (1996-04-01), Latham
patent: 5574835 (1996-11-01), Duluk, Jr. et al.
patent: 5579455 (1996-11-01), Greene et al.
patent: 5600763 (1997-02-01), Greene et al.
patent: 5694143 (1997-12-01), Fielder et al.
patent: 5712664 (1998-01-01), Reddy
patent: 5727231 (1998-03-01), Bartley et al.
patent: 5751291 (1998-05-01), Olsen et al.
patent: 5864342 (1999-01-01), Kajiya et al.
patent: 5867166 (1999-02-01), Myhrvold et al.
patent: 5870097 (1999-02-01), Snyder et al.
patent: 5880737 (1999-03-01), Griffin et al.
patent: 5898437 (1999-04-01), Deolaliker
patent: 5977977 (1999-11-01), Kajiya et al.
patent: 5999187 (1999-12-01), Dehmlow et al.
patent: 5999189 (1999-12-01), Kajiya et al.
patent: 6008820 (1999-12-01), Chauvin et al.
patent: 6046746 (2000-04-01), Deering
patent: 6097400 (2000-08-01), Dilliplane et al.
patent: 6184908 (2001-02-01), Chan et al.
patent: 6246415 (2001-06-01), Grossman et al.
patent: 6247113 (2001-06-01), Jaggar
patent: 6252608 (2001-06-01), Snyder et al.
patent: 6288722 (2001-09-01), Narayanaswami
patent: 6292194 (2001-09-01), Powell, III
patent: 6317135 (2001-11-01), Reddy
patent: 6323860 (2001-11-01), Zhu et al.
patent: 6348919 (2002-02-01), Murphy
patent: 6359623 (2002-03-01), Larson
patent: 6380935 (2002-04-01), Heeschen et al.
patent: 6392655 (2002-05-01), Migdal et al.
patent: 6407736 (2002-06-01), Regan
patent: 6407741 (2002-06-01), Morein et al.
patent: 6421058 (2002-07-01), Parikh et al.
patent: 6421764 (2002-07-01), Morein
patent: 6437780 (2002-08-01), Baltaretu et al.
patent: 6456285 (2002-09-01), Hayhurst
patent: 6476807 (2002-11-01), Duluk et al.
patent: 6476808 (2002-11-01), Kuo et al.
patent: 6480205 (2002-11-01), Greene et al.
patent: 6492991 (2002-12-01), Morein et al.
patent: 6525726 (2003-02-01), Xie et al.
patent: 6597363 (2003-07-01), Duluk et al.
patent: 6611264 (2003-08-01), Regan
patent: 6618048 (2003-09-01), Leather
patent: 6636215 (2003-10-01), Greene
patent: 6646639 (2003-11-01), Greene et al.
patent: 6650325 (2003-11-01), Voorhies et al.
patent: 6664958 (2003-12-01), Leather et al.
patent: 6664959 (2003-12-01), Duluk et al.
patent: 6664962 (2003-12-01), Komsthoeft et al.
patent: 6697063 (2004-02-01), Zhu
patent: 6727899 (2004-04-01), Hoffman et al.
patent: 6727900 (2004-04-01), Nakamura
patent: 6828983 (2004-12-01), Vijayakumar et al.
patent: 6862025 (2005-03-01), Buehler
patent: 6900810 (2005-05-01), Moreton et al.
patent: 6903739 (2005-06-01), Morein
patent: 6999076 (2006-02-01), Morein
patent: 7053901 (2006-05-01), Huang et al.
patent: 7068272 (2006-06-01), Voorhies et al.
patent: 2003/0122820 (2003-07-01), Doyle
patent: 2007/0296725 (2007-12-01), Steiner et al.
patent: 2007/0296726 (2007-12-01), Legakis et al.
patent: 2298337 (2001-08-01), None
Greene, Ned Greene Consulting (ned@nedgreene.com), “Occlusion Culling with Optimized Hierarchical Buffering”, Dec. 2000, (1 page).
Greene, et al., “Hierarchical Z-buffer visibility”, Proceedings of the 20th Annual Conference on Computer Graphics and interactive Techniques, SIGGRAPH '93, ACM Press, New York, NY, pp. 231-238.
Greene, N., “Hierarchical polygon tiling with coverage masks”, Proceedings of the 23rd Annual Conference on Computer Graphics and Interactive Techniques, SIGGRAPH '96, ACM Press, New York, NY, pp. 65-76.
Xie, et al., “Adaptive hierarchical visibility in a tiled architecture”, Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware, HWWS '99, ACM Press, New York, NY, pp. 75-84.
T. Möller and E. Haines, “Occlusion Culling Algorithms,” Features-“Occlusion Culling Algorithms”, [Nov. 9, 1999], pp. 1-5, http://www.gamasutra.com/features/19991109/moller—haines—02.htm.
Panda, P. R., Dutt, N. D., and Nicolau, A. 2000. On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems. ACM Trans. Des. Autom. Electron. Syst. 5, 3 (Jul. 2000), 682-704
Coorg et al, “Real-Time Occlusion Culling for Models with Large Occluders”, Proceeding of 1997 ACM Symposium on Interactive 3D graphics, pp. 1-9.
“B-Radeon's Hyperz”, Tom's Hardware Guide: Graphics Guide—ATi's New Radeon-Smart Technology Meets Bru, 1 page, http://www.tomshardware.com/graphic/00q3/000717/radeon256-11.html.
Matsuzaki et al., “An architecture of on-chip-memory multi-threading processor”, Innovative Architecture for Future Generation High-Performance Processors and Systems, Jan. 2001, pp. 100-108.
Panda et al., “Local memory exploration and optimization in embedded systems”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, Issue 1, Jan. 1999, pp. 3-13.
Eldridge et al., “Pomegranate: A Fully Scalable Graphics Architecture”, Computer Graphics Proceedings, SIGGRAPH 2000, pp. 443-454.
Cass Everitt and Mark Kilgard, “Practical and Robust Stenciled Shadow Volumes for Hardware-Accelerated Rendering”, http://developernvidiacom/attach/5627, Mar. 12, 2002, pp. 1-8.
Salamone, Salvatore, “Compatible VPN Wares Support Range of Users, Apps”, INTERNETWEEK.com, http://www.internetwk.com
ews
ews0710-5.htm, Jul. 10, 1998, 3 pgs.
“SEGA's Naomi 2 Technical Overview”,Dreamcast Technical Pages, http://www.segatech.com/arcade
aomi2/, printed from web Apr. 21, 2003, 4 pgs.
Cox Michael Brian
Hakura Ziyad S.
Langendorf Brian K.
Simeral Brad W.
Chauhan Ulka
Cooley Godward Kronish LLP
Nvidia Corporation
Prendergast Roberta
LandOfFree
Apparatus, system, and method for Z-culling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, system, and method for Z-culling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, system, and method for Z-culling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4021274