Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Delay controlled switch
Reexamination Certificate
1999-12-30
2002-05-21
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Gating
Delay controlled switch
C327S158000, C327S327000, C327S161000
Reexamination Certificate
active
06392466
ABSTRACT:
FIELD OF THE INVENTION
The present invention concerns an apparatus, method and system for a controllable pulse-clock-delay arrangement to control functional race margins in a logic data path. Such an arrangement may be used, for example, with various pulse passgate topologies or with a logic arrangement having mutually exclusive outputs controlled by buffering cross-coupled devices.
BACKGROUND INFORMATION
Logic arrangements that use pulse clocks may be useful in certain applications. An example of the use of pulse clocks in a logic arrangement, which is a domino logic arrangement, and is shown, for example, in commonly assigned U.S. Pat. No. 5,880,608, which concerns a method of interfacing a static logic arrangement to a dynamic domino logic arrangement. In particular, a static logic arrangement is connected to one input of a domino evaluation logic arrangement. The domino evaluation logic arrangement only operates during a relatively brief time interval or window, which occurs while an evaluation control arrangement is in its “on” state. Since the input to the domino gate need only be stable during this time interval or window, the output of the static logic arrangement does not have to be latched. Since advanced micro-architectures may require a number of “pipeline” stages and a number of corresponding data latches, which may consume integrated circuit power consumption and area, to interface the various pipeline stages, the foregoing pulse domino logic arrangement is intended to reduce the number of such data latches.
Another example of an arrangement using pulsed clocks may be found in commonly assigned U.S. Pat. No. 5,942,917, which is entitled “High Speed Ratioed CMOS Logic Structures For A Pulsed Input Environment.” In particular, this patent concerns a complementary-metal-oxide-semiconductor field-effect-transistor (CMOSFET) logic structure that is adapted to receive pulsed active input signals and to provide a logical output with a relatively small switching delay. The pull-down transistors and complementary pull-down transistors are ratioed so that the default logical output level remains relatively close to a nominal level when the logic structure sinks or sources a direct current. Also, when the pulsed input signals are inactive, no direct current path is enabled. In an exemplary embodiment, a logic structure, which has PMOSFET pull-up devices and NMOSFET pull-down devices, receives active low pulsed input signals and produces a high logic output signal when all the input signals are at a low logic level. When at least one but not all of the input signals are low, the logic structure provides a low logic output signal and sinks a direct current. When all of the input signals are at a high logic level, the logic structure produces a low logic output signal and no direct current paths are switched on.
As regards passgate logic, passgate switching networks have been used to implement relaying logic by using passgate transistors, such as MOSFET devices, and standard clocking arrangements. In particular, such switch networks may use a plurality of passgate transistors in a chain to connect conditionally two nodes, such as an input node and an output node, together. That is, passgate switching networks may be used when the logic function may be considered to consist of signals that are to be relayed or steered conditionally through the switching network.
Low voltage swing (“low-voltage-swing” or “LVS”) logic arrangements may provide a faster data throughput than full voltage swing (“full-voltage-swing” or “FS”) logic arrangements depending on the specifics of the application. In a full-voltage-swing logic arrangement, a true input data signal must transition between a full high logic level, such as a supply voltage (Vcc or Vdd), and a full low logic level, such as a relative ground (true ground or Vss), before the full-voltage-swing logic arrangement may provide a valid data output signal. By contrast, a low-voltage-swing logic arrangement may provide valid data output signals based on a difference in potential between a pair of complementary data input signals. This potential difference may be relatively small, and may be, for example, on the order of about 100 millivolts.
More specifically, low-voltage-swing logic arrangements carry valid data signals on a pair of data “wires”. A first data wire is used to carry a true value of the valid data signal and a second data wire is used to carry a complementary value of the same valid data signal. In a two-phase clocking arrangement, during a first clocking or pre-charging phase, both the data wires are pre-charged to a predetermined or pre-charge potential. At this point, the data wires do not contain any valid data or information. During a second clocking or evaluating phase, the potentials on the two wires may diverge in response to the information content of an input data signal. In particular, one data wire “evaluates” by transitioning toward an evaluation potential and the second data wire remains at the pre-charge potential, the low-voltage-swing logic arrangement then provides a valid data output signal based on the potential or voltage difference between the valid true and complementary data input signals. After the second clocking or evaluating phase, both data wires are again pre-charged to their pre-charge potential during a succeeding first clocking or pre-charge phase.
Accordingly, low-voltage-swing logic arrangements may operate faster than corresponding full-voltage-swing logic arrangements so as to provide an improved level of valid data throughput. Also, since low-voltage-swing logic arrangements do not require full-voltage-swing transitions to provide valid data output signals, the signal voltages used in a low-voltage-swing logic arrangement may be lower than corresponding full-voltage-swing logic arrangements. As a result, the use of low-voltage swing logic arrangements may provide reduced power consumption, as compared to a full-voltage-swing logic arrangement, in an integrated circuit arrangement, such as, for example, a microprocessor, or any other suitably appropriate semiconductor-based logic arrangement.
In certain integrated circuit arrangements, including, for example, microprocessors and any other suitably appropriate logic arrangements, one or more fixed delay arrangements or devices may be provided to better ensure that a clock signal does not arrive before the data in a data path of a particular logic arrangement. In some self-timed circuits, for example, one or more fixed delay devices may be arranged in the clock path to delay the clock signal with respect to the data signal in the corresponding data path of some logic arrangement. The clock signal may, for example, be delayed by arranging fixed gate delays, such as MOSFET-based inverter-buffer devices in the clock signal path. In this way, a suitably appropriate “race margin” may be added to the logic arrangement to account for any timing variations between a clock signal in the clock signal path and a valid data signal in the corresponding data path of the logic arrangement, such as a data path in a complementary or differential domino logic arrangement. Such a race margin may, for example, be on the order of about five (5) sigma variations depending on the particular application, the semiconductor materials used and the gate device structure used in the logic arrangement to meet the yield requirements for a product.
An example of the use of fixed delay devices in a clock signal path of a logic arrangement may be found in commonly assigned U.S. Pat. No. 5,453,708, in which a clocking scheme provides for an improved latching of an output from a domino logic arrangement by delaying a pre-charging of a data node in the domino logic arrangement. In particular, the pre-charging delay is achieved by introducing the delay in the clocking circuit arrangement, which activates the pre-charging of the domino node. No delay is introduced in the data path so that the evaluation and transmission of the data signal is not delayed. Thus, during a first
Intel Corporation
Nguyen Linh
Wells Kenneth B.
LandOfFree
Apparatus, method and system for a controllable pulse clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, method and system for a controllable pulse clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, method and system for a controllable pulse clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2871545