Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1998-03-24
2000-05-02
Brown, Glenn W.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
G01R 3126
Patent
active
060576960
ABSTRACT:
An apparatus, method and kit is provided for aligning small, closely spaced leads of an integrated circuit to small, closely spaced test conductors within a test apparatus. The leads can be arranged in various ways, and can extend from dissimilar types of integrated circuit packages. Likewise, the test conductors can be configured from a test socket possibly within a test head. The integrated circuit or DUT is forwarded toward the test conductors by a handler. The kit is used to secure the DUT and align the leads with the test conductors. Alignment can be achieved in either two or three dimensions. According to one embodiment, the kit includes a test socket unique to the DUT having at least one pin, and preferably two pins, extending from the test socket through an insert, also provided with the kit. T he insert retains the DUT and the opening within the insert extends over the pin to effectuate two-dimensional alignment. A spacer may also be provided with the kit as an alternative embodiment. The spacer can be affixed to the test socket outside the test conductors. The spacer operates similar to a shim and is designed to abut between the test socket and the insert. A change in the thickness of the spacer will modify the spacer thickness will provide alignment in a third dimension so that optimal electrical contact is achieved between leads and test conductors.
REFERENCES:
patent: 4899107 (1990-02-01), Corbett et al.
patent: 5534785 (1996-07-01), Yoshizaki et al.
patent: 5539324 (1996-07-01), Wood et al.
patent: 5654631 (1997-08-01), Ames
patent: 5726580 (1998-03-01), Wood et al.
patent: 5754057 (1998-05-01), Hama et al.
patent: 5859539 (1999-01-01), Wood et al.
patent: 5905382 (1999-05-01), Wood et al.
Caliston Joseph D.
Chhor Khushrav S.
Orso William R.
Brown Glenn W.
Cypress Semiconductor Corp.
Daffer Kevin L.
LandOfFree
Apparatus, method and kit for aligning an integrated circuit to does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, method and kit for aligning an integrated circuit to , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, method and kit for aligning an integrated circuit to will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1596514