Apparatus, method and computer program product providing...

Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE27070, C438S128000

Reexamination Certificate

active

08072005

ABSTRACT:
Disclosed is a method to construct a device that includes a plurality of nanowires (NWs) each having a core and at least one shell. The method includes providing a plurality of radially encoded NWs where each shell contains one of a plurality of different shell materials; and differentiating individual ones of the NWs from one another by selectively removing or not removing shell material within areas to be electrically coupled to individual ones of a plurality of mesowires (MWs). Also disclosed is a nanowire array that contains radially encoded NWs, and a computer program product useful in forming a nanowire array.

REFERENCES:
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6256767 (2001-07-01), Kuekes et al.
patent: 6359288 (2002-03-01), Ying et al.
patent: 6900479 (2005-05-01), DeHon et al.
patent: 6963077 (2005-11-01), DeHon et al.
patent: 2003/0089899 (2003-05-01), Lieber et al.
patent: 2004/0112964 (2004-06-01), Empedocles et al.
patent: 2006/0008942 (2006-01-01), Romano et al.
patent: 2006/0019472 (2006-01-01), Pan et al.
patent: 2006/0081886 (2006-04-01), Mostarshed et al.
Charles P. Collier et al., “A [2]Catenane-Based Solid State Electronically Reconfigurable Switch”, Science, 290:1172-1175, Aug. 18, 2000.
Thomas Rueckes et al., “Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing”, Science, 289:94-97, Jul. 7, 2000.
C. P. Collier et al., “Electronically Configurable Molecular-Based Logic Gates”, Science, 285:391-394, Jul. 16, 1999.
Zhaohui Zhong et al., “Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems”, Science, 302:1377-1379, Nov. 21, 2003.
Yu Huang et al., “Directed Assembly of One-Dimensional Nanostructures Into Functional Networks”, Science, 291:630-633, Jan. 26, 2001.
Nicholas A. Melosh et al., “Ultrahigh-Density Nanowire Lattices and Circuits”, Science 300: 112-115, Apr. 4, 2003.
Alfredo M. Morales et al., “A Laser Ablation Method for the Synthesis of Crystalline Semiconductor Nanowires”, Science 279:208-211, Jan. 9, 1998.
Andre Dehon, “Array-Based Architecture for FET-Based, Nanoscale Electronics”, IEEE Transactions on Nanotechnology, vol. 2(1):23-32, Mar. 2003.
Andre Dehon, “Stochastic Assembly of Sublithographic Nanoscale Interfaces”, IEEE Transactions on Nanotechnology, vol. 2 (3): 165-174, Sep. 2003.
Young Chen et al., “Nanoscale molecular-switch crossbar circuits”, Institute of Physics Publishing, Nanotechnology, 14:462-468, 2003.
Yi Cui et al., “Diameter-controlled synthesis of single-crystal silicon nanowires”, Applied Physics Letters, vol. 78(15):2214-2216, Apr. 9, 2001.
Andre Dehon et al., “Nonphotolithographic Nanoscale Memory Density Prospects”, IEEE Transactions on Nanotechnology, vol. 4 (2):215-228, Mar. 2005.
Cees Dekker, “Carbon Nanotubes As Molecular Quantum Wires”, Physics Today, pp. 22-28, May 1999.
Xiangfeng Duan et al., “Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires”, Nano Letters, vol. 2 (5):487-490, 2002.
Michael D. Austin et al., “Fabrication of 5nm linewidth and 14 nm pitch features by nanoimprint lithography”, vol. 8(26): 5299-5301, Jun. 28, 2004.
Benjamin Gojman et al., “Evaluation of Design Strategies for Stochastically Assembled Nanoarray Memories”, ACM Journal on Emerging Technologies in Computing Systems, vol. 1(2):73-108, Jul. 2005.
Dongmok Whang et al., “Nanolithography Using Hierarchically Assembled Nanowire Masks”, Nano Letters, vol. 3(7):951-954, 2003.
James R. Heath et al., “Molecular Electronics”, Physics Today, vol. 56(5):43-49, May 2003.
Mark S. Gudiksen et al., “Growth of nanowire superlattice structures for nanoscale photonics and electronics”, Nature, vol. 415(7):617-620, Feb. 7, 2002.
Benjamin Gojman et al., “Decoding of Stochastically Assembled Nanoarrays”, In Procs 2004 Int. Symp. On VLSL, Lafayette, La, Feb. 19-20, 2004.
Eric Rachlin et al., “Analysis of a Mask-Based Nanowire Decorder”, In Procs 2005 Int. Symp. On VLSI, Tampa, FL, May 11-12, 2005.
E. Johnston-Halperin et al., “Fabrication of Conducting Si Nanowire Arrays”, J. Applied Physics Letters, vol. 96(10): 5921-5923, 2004.
Franklin Kim et al., “Langmuir-Blodgett Nanorod Assembly”, Journal of the American Chemical society, vol. 123(18): 4360-4361,2001.
Yiying Wu et al., “Block-by-Block Growth of Single-Crystalline Si/SiGe Superlattice Nanowires”, Nano Letters, 2(2):83-86, Jan. 19, 2002.
M. T. Bjork et al., “One-dimensional Steeplechase for Electrons Realized”, Nano Letters, 2(2):87-89, Jan. 19, 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus, method and computer program product providing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, method and computer program product providing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, method and computer program product providing... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4312485

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.