Boots – shoes – and leggings
Patent
1990-01-16
1993-02-09
Lee, Thomas C.
Boots, shoes, and leggings
3649654, 3649657, 3649662, 364DIG2, 3642443, 3642445, G06F 930, G06F 934, G06F 938
Patent
active
051858681
ABSTRACT:
An apparatus for use with a computing device for executing instructions in a logical sequence according to a control program, comprises an instruction buffer of FIFO construction serially connected to a decoder buffer also of a FIFO construction. The decoder buffer includes a number of decoder units arranged in a hierarchical manner from a lowest-significance decoder unit to a highest-significance decoder unit in order to maintain the logical sequence of the instructions. The decoder units concurrently decode instructions transmitted from the instruction buffer and concurrently determine whether a corresponding decoded instruction is ready to be sent to an instruction executing unit. Each decoder unit is capable of sending a corresponding instruction to the instruction executing unit. Instructions ready to be sent are sent to the instruction executing unit, according to the logical sequence. Instructions not ready to be sent are shifted to higher-significance available vacant decoder units, while maintaining the logical sequence of the instructions.
REFERENCES:
patent: 4025771 (1977-05-01), Lynch, Jr. et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4439828 (1984-03-01), Martin
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4739472 (1988-04-01), Hayashi
Acosta, et al., An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors, Sep. 1986, IEEE Transactions on Computers, vol. C-35, No. 9, pp. 815-828.
Weiss, et al., Instruction Issue Logic in Pipelined Supercomputers, Nov. 1984, IEEE Transactions on Computers, vol. C-33, No. 11, pp. 1013-1022.
Wang, et al., Distributed Instruction Set Computer, Aug. 1988, International Conference on Parallel Processing, pp. 1-4.
Advanced Micro Devices , Inc.
Harrity Paul
Lee Thomas C.
LandOfFree
Apparatus having hierarchically arranged decoders concurrently d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus having hierarchically arranged decoders concurrently d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus having hierarchically arranged decoders concurrently d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-330401