Apparatus for writing to multiple banks of a memory device

Details Apparatus for writing to multiple banks of a memory device Apparatus for writing to multiple banks of a memory device

2011-01-11

2011-01-11

Le, Thong Q (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S189040, C365S189080, C365S230060, C365S233100

Reexamination Certificate

active

07869301

ABSTRACT:
In a multi-bank memory system such as a synchronous dynamic random access memory (SDRAM), a method of writing data to the banks is provided. This method allows for writing to any number of banks. More particularly, this method allows for writing to a selected number of banks between one and all banks. In addition, the method retains the discrete nature of the selected banks by allowing any row in each bank to be accessed regardless of the rows activated in other banks. As a result, rows of different memory banks that are intended to store similar data may be accessed simultaneously for purposes of writing the data in test and non-test modes. This allows for quicker writing to the SDRAM without the errors that may be created by other fast writing modes, such as data compression.

REFERENCES:
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4630230 (1986-12-01), Sundet
patent: 4799186 (1989-01-01), Ployette
patent: 4866603 (1989-09-01), Chiba
patent: 4912698 (1990-03-01), Bitzinger et al.
patent: 5276642 (1994-01-01), Lee
patent: 5341341 (1994-08-01), Fukuzo
patent: 5386385 (1995-01-01), Stephens
patent: 5390308 (1995-02-01), Ware et al.
patent: 5430676 (1995-07-01), Ware et al.
patent: 5434817 (1995-07-01), Ware et al.
patent: 5446691 (1995-08-01), North et al.
patent: 5450364 (1995-09-01), Stephens et al.
patent: 5511024 (1996-04-01), Ware et al.
patent: 5511029 (1996-04-01), Sawada et al.
patent: 5517462 (1996-05-01), Iwamoto et al.
patent: 5590086 (1996-12-01), Park et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5636173 (1997-06-01), Schaefer
patent: 5673233 (1997-09-01), Wright et al.
patent: 5748551 (1998-05-01), Ryan et al.
patent: 5749086 (1998-05-01), Ryan
patent: 5774409 (1998-06-01), Yamazaki et al.
patent: 5805854 (1998-09-01), Shigeeda
patent: 5825710 (1998-10-01), Jeng et al.
patent: 5831924 (1998-11-01), Nitta et al.
patent: 5835435 (1998-11-01), Bogin et al.
patent: 5841726 (1998-11-01), Williams et al.
patent: 5892730 (1999-04-01), Sato et al.
patent: 5930196 (1999-07-01), Yim
patent: 5940342 (1999-08-01), Yamazaki et al.
patent: 5950220 (1999-09-01), Quach
patent: 5953280 (1999-09-01), Matsui
patent: 5959911 (1999-09-01), Krause et al.
patent: 5959929 (1999-09-01), Cowles et al.
patent: 5986488 (1999-11-01), Merritt
patent: 6005592 (1999-12-01), Koizumi et al.
patent: 6049502 (2000-04-01), Cowles et al.
patent: 6067632 (2000-05-01), Yamaguchi
patent: 6278648 (2001-08-01), Cowles et al.
patent: 6529429 (2003-03-01), Cowles et al.
patent: 6754118 (2004-06-01), Cowles et al.
patent: 7289384 (2007-10-01), Cowles et al.
patent: 7570538 (2009-08-01), Cowles et al.
DRAM Data Book, Micron Technology, Inc., 1997.
DRAM Data Book, Micron Technology, Inc., 1996.
Synchronous DRAM: Functional Specification, 4M×16 SDRAM, Quad Bank, Pipelined, 3.3V Operation, Micron Technology, Inc., 1997, pp. 1-47.
400 Mb/s/PIN SLDRAM: Functional Specification, 4M×18 SLDRAM, Pipelined, Eight Bank, 2.5V Operation, Micron Technology, Inc., 1997, pp. 1-59.

Affiliated with

Also associated with

Rating

Apparatus for writing to multiple banks of a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for writing to multiple banks of a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for writing to multiple banks of a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2643070